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Preface
Network for Sustainable Ultrascale Computing (NESUS)
We are happy to present the Proceedings of the First PhD Symposium on Sustainable Ultrascale Computing Systems
(NESUS PhD 2016), an output of the PhD Symposium held in the First Winter School of the COST Action (IC1035)
(www.nesus.eu) <http://www.nesus.eu)>.
The First PhD Symposium of the COST Action IC1035 was held on February 10, 2016, in Timisoara. Twenty PhD
students belonging to NESUS action made a presentation of their PhD Thesis research work and contributed with a short
paper reflecting the main ideas of their PhD Thesis.
The PhD Symposium was a very good opportunity for the young researchers to share information and knowledge, to
present their current research, and to discuss topics with other students in order to look for synergies and common research
topics. The idea was very successful and the assessment made by the PhD Student was very good. It also helped to
achieve one of the major goals of the NESUS Action: to establish an open European research network targeting sustain-
able solutions for ultrascale computing aiming at cross fertilization among HPC, large scale distributed systems, and big
data management, training, contributing to glue disparate researchers working across different areas and provide a meeting
ground for researchers in these separate areas to exchange ideas, to identify synergies, and to pursue common activities in
research topics such as sustainable software solutions (applications and system software stack), data management, energy
efficiency, and resilience.
Prof. Jesus Carretero
University Carlos III of Madrid
NESUS Chair
February 2016
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Computational Intelligence Modeling of
Pharmaceutical Properties
Hossam M. Zawbaa
Faculty of Mathematics and Computer Science, Babes-Bolyai University, Romania
Faculty of Computers and Information, Beni-Suef University, Egypt
hossam.zawbaa@gmail.com
Abstract
In the pharmaceutical industry, a good understanding of the casual relationship between product quality and
attributes of formulations is very useful in developing new products, and optimizing manufacturing processes.
Feature selection is mandatory due to the abundance of noisy, irrelevant, or misleading features. The selected
features will improve the performance of the prediction model and will provide a faster and more cost effective
prediction than using all the features. With the big data captured in the pharmaceutical product development
practice, computational intelligence (CI) models and machine learning algorithms could potentially be used to
identify the process parameters of formulations and manufacturing processes. That needs a deep investigation of
roller compaction process parameters of pharmaceutical formulations that affect the ribbons production. In this
work, we are using the bio-inspired optimization algorithms for feature selection such as (grey wolf, Bat, flower
pollination, social spider, antlion, moth-flame, genetic algorithms, and particle swarm) to predict the different
pharmaceutical properties.
Keywords Computational Intelligence, Pharmaceutical Roll Compaction, Bio-inspired Optimization, Feature Se-
lection
I. Introduction
A feature is an measurable property of the problem
under observation, over the past years the domain of
features in machine learning and pattern recognition
applications have expanded from tens to hundreds of
variables or features used in such applications. Hence
the use of reduction or selection techniques is essential
to reduce the large number of feature in the problem.
Feature selection is a process of selecting a subset of
features from a larger set of features, which leads to
the reduction of the dimensionality of features space
for a successful classification task. Feature selection
provides a way for identifying the important features
and removing irrelevant or redundant features from
a dataset [1]. Feature Selection helps in understand-
ing data, reducing computation requirement, reduc-
ing the effect of curse of dimensionality and improv-
ing the predictor performance [2].
Formerly, an exhaustive search for the optimal or
near to optimal solution in a enormous search space
may be impracticable, many researches seek to model
the feature selection as a optimization problem [3].
One of the most used methods to solve the feature
selection problems are evolutionary and swarm intel-
ligence methods. Swarm intelligence is a computa-
tional intelligence-based approach which is made up
of a population of artificial agents and inspired by the
social behavior of animals (fish, birds, fireflies, etc.)
from the real world. Example of such methods are ant
colony optimization [4], bat algorithm [5], and particle
swarm optimization (PSO) [6].
Roller compaction is method of preparing drug
granules for capsules or for tablet formulations used
in the pharmaceutical industry with suitable densi-
fication. The most common filler binder excipient
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used in roller compaction are microcrystalline cellu-
lose (MCC), dibasic calcium phosphate (DCP), and lac-
tose. Roller compaction is a particle size enlargement
technique that granulated the powder materials to ob-
tain materials of intermediate sizes in tablets produc-
tion. The use of latest technology facilitates to efficient
production of high quality granules. The selection of
the critical roll compaction parameters such as (con-
stant compacting pressure and constant roller gap) is
very important.
Being a part of the development of in-silico pro-
cess models for roll compaction (IPROCOM) project,
Marie Curie. IPROCOM project employs a multi-
disciplinary approach to understand the fundamental
mechanisms of particulate manufacturing processes
involving roll compaction, and to develop predictive
in-silico tools that can be used by various industrial
sectors in Europe. In addition, we in need to estab-
lish a computational intelligence framework that iden-
tifies the critical material and process parameters and
defines the design spaces for robust formulations and
efficient production.
The aggregate aim of this work is to propose the bio-
inspired optimization algorithms for feature selection
that maximize feature reduction and obtaining com-
parable or even better prediction results of roll com-
paction parameters from using full features and con-
ventional feature selection techniques.
II. Related work
Evolutionary computational (EC) algorithms have
been used in feature selection issues such as genetic
algorithm (GA), genetic programming (GP), ant
colony optimization (ACO), and particle swarm opti-
mization (PSO). GA was the first evolutionary based
algorithm introduced in the literature and developed
based on the natural process of evolution through
reproduction [7]. Particle swarm optimization (PSO)
is one of the well-known swarm algorithms. In PSO,
each solution is considered as a particle with specific
characteristics (position, fitness, and speed vector)
that defines the moving direction of each particle
[8]. A hybrid methods can also be applied in which
two evolutionary algorithms are used to solve the
problem, for example [9] proposed a new feature
selection approach that is based on the integration
of GA and PSO. Artificial bee colony (ABC) is a
numerical optimization algorithm based on foraging
behavior of honeybees. In ABC, the employer bees
try to find food source and advertise the other bees.
The onlooker bees follow their interesting employer
and the scout bee fly spontaneously to find the best
food source [10]. Social spider optimization (SSO)
algorithm is a population based algorithm and one of
the comparatively recent swarm algorithms [11].
A virtual bee algorithm (VBA) is applied to opti-
mize the numerical function in 2-D using a swarm
of virtual bees, which move randomly in the search
space and interact to find food sources. From the in-
teractions between these bees results the possible solu-
tion for the optimization problem [12]. A proposed ap-
proach based on natural behavior of honeybees, which
randomly generated worker bees are moved in the di-
rection of the elite bee. The elite bee represents the
optimal (near to optimal) solution [13]. Ant colony
optimization (ACO) wrapper-based feature selection
algorithm was applied in network intrusion detection
with rough set theory [14]. Artificial fish swarm (AFS)
algorithm mimics the stimulant reaction by control-
ling the tail and fin. AFS is a robust stochastic tech-
nique based on the fish movement and its intelligence
during the food finding process [15].
III. Thesis idea
The main goal of this thesis study was to investi-
gate the roller compaction and granulation charac-
teristics of pharmaceutical formulations. During the
roller compaction operation, uniformly mixed powder
blends are passed continuously through the gap be-
tween a pair of counter rotating compression rolls to
form solid ribbons or sheets which are then passed
through a mill or granulator with a suitable sized
screen to form dry granules. Compared to wet granu-
lation processes, dry granulation by roller compaction
has various advantages such as simpler manufactur-
ing procedure, easier scale up and higher production
throughput. Dry granulation is also energy efficient
and suitable for processing pharmaceutical agents
that are sensitive to moisture and heat. The complex-
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ity of formulation design is a highly specialised task,
requiring specific knowledge and often years of expe-
rience. In this work, we have applied bio-inspired op-
timization algorithms such as (grey wolf optimization,
Bat optimization, cuckoo search, flower pollination al-
gorithm, social spider optimization, etc) for feature
selection and prediction of different pharmaceutical
properties. After that, we use machine learning tech-
niques like (artificial neural network, k-nearest neigh-
bour, extreme learning machine, etc) to predict the dif-
ferent pharmaceutical properties such as (true density,
porosity, tensile strength, fines, etc).
Each optimization algorithm is run for 20 times to
test the algorithm convergence capability. The used
evaluation indicators to compare different optimiza-
tion algorithms are:
1. Average reduction represents the average size of
selected features to the total number of features.
2. Mean square error (MSE) measures the average
of squared errors that means the difference be-
tween actual output and predicted ones.
The two evaluation criteria or objective function in
the wrapper feature selection is commonly reflecting
the regression performance as well as the feature re-
duction. A generic representation of the fitness func-
tion representing for both regression performance and
feature reduction as described in equation (1):
fθ = α ∗ E+ (1− α)∑i θiN , (1)
where fθ is the fitness function given a vector θ
sized N with 0/1 elements representing unselected /
selected features, N is the total number of features in
the dataset, E is the prediction error, and α is a con-
stant controlling the importance of regression perfor-
mance to the number of features selected.
A random controlling term (α) is used to balance the
trade-off between exploration and exploitation and
hence should be carefully adapted. Therefore, at the
beginning of optimization (α) has its maximum value
to allow for maximum exploration and at the end of
optimization it has minimum value for more exploita-
tion of search space. Each bio-inspired algorithm is
initialized with n random agents, each agent (solu-
tion) representing a given selected feature combina-
tion. After that, each algorithm is iteratively applied
for a number of iterations hoping to converge to a
good solution. Individual solution is represented as
a continuous valued vector with same dimension as
number of attributes in the given dataset. The solu-
tion vector continuous values are limited to the range
[0, 1]. At the solution fitness function evaluation the
continuous valued solution is threshold to its binary
representation using equation (2).
yij =
0 If(xij < 0.5)
1 Otherwise
(2)
where xij is the continuous value of the solution
number i in dimension j, and yij is a discrete repre-
sentation of solution vector x.
IV. Conclusion and future work
In this work, bio-inspired optimization algorithms
were proposed and applied for feature selection in
wrapper mode. The most recent bio-inspired opti-
mization algorithms such as (GWO, ALO, BAT, SSO,
and FPA) are hired in the feature selection domain
for evaluation and results are compared against well-
known feature selection methods particle swarm opti-
mization (PSO) and genetic algorithm (GA). The eval-
uation is performed using a set of evaluation criteria
to assess different aspects of the proposed system.
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Towards a Smart Selection of Hybrid
Platforms for Multimedia Processing
Sidi Ahmed Mahmoudi and Pierre Manneback
University of Mons, Belgium
sidi.mahmoudi@umons.ac.be
Abstract
Nowadays, images and videos have been present everywhere, they can come directly from camera, mobile devices
or from other peoples that share their images and videos. The latter are used to illustrate different objects in a
large number of situations. This makes from image and video processing algorithms a very important tool used for
various domains related to computer vision such as video surveillance, medical imaging and database (images and
videos) indexation methods. The performance of these algorithms have been so reduced due the the high intensive
computation required when using new image and video standards. In this paper, we propose a new framework that
allows users to select in a smart and efficient way the processing units (GPU or/and CPU) within heterogeneous
systems, when treating different kinds of multimedia objects : single image, multiple images, multiple videos and
video in real time. The framework disposes of different image and video primitive functions that are implemented
on GPU, such as shape (silhouette) detection, motion tracking using optical flow estimation, edges and corners
detection. We have exploited these functions for several situations such as indexing videos, segmenting vertebrae
in in X-ray and MR images, detecting and localizing event in multi-user scenarios. Experimentation showed
interesting accelerations ranging from 6 to 118, by comparison with sequential implementations. Moreover, the
parallel and heterogeneous implementations offered lower power consumption as a result for the fast treatment.
Keywords GPU, Heterogeneous architectures, Image and video processing, Medical imaging, Motion tracking
I. Introduction
Recently, the architecture of CPUs has so changed and
evolved that the number of integrated computing units
has been multiplied. This evolution is reflected in both
general (CPU) and graphic (GPU) processors which
present a large number of computing units, their power
has far exceeded the CPUs ones. In this context, im-
age and video processing algorithms are well adapted
for acceleration on the GPU by exploiting its process-
ing units in parallel, since they are mainly based on
applying the same computation over many points or
pixels. Many GPU and parallel computing approaches
have been developed recently. Although they present a
great power of GPU architecture, any is able to process
high definition image and video efficiently and accord-
ingly to the type of Medias (single image, multiple
image, multiple videos and video in real time). Thus,
there was a need to develop a framework capable of
addressing the outlined problem. In literature, we can
categorize two types of related works based on the
exploitation of parallel and heterogeneous platforms
for multimedia processing: one related to image pro-
cessing on GPU such as presented in [1], [2] which pro-
posed GPU implementations that use CUDA 1 for basic
image processing and medical imaging algorithms. A
performance evaluation of GPU-based image process-
ing algorithms is presented in [3]. These implementa-
tions offered high improvement of performance thanks
to the exploitation of the GPU’s computing units in
parallel. However, these accelerations are so reduced
when processing image databases with different resolu-
tions. Thus, an efficient exploitation of CPU, GPU and
1CUDA. https://developer.nvidia.com/cuda-zone
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hybrid (Multi-CPU/Multi-GPU) platforms is needed
with an effective management of the related memo-
ries. Notice also that the processing of images with
low resolutions cannot benefit from the high power of
GPUs since few computations will be launched. This
implies an analysis of algorithms complexities before
their parallelization. On the other hand, video process-
ing algorithms require generally a real-time treatment.
We may find several methods in this category, such
as understanding human behavior, event detection,
camera motion estimation, etc. These methods apply
mainly motion tracking algorithms that can exploit
several techniques such as optical flow estimation [4],
block matching technique [5], and scale-invariant fea-
ture transform (SIFT) [6] descriptors. In this case also,
several GPU implementations have been proposed for
sparse [7] and dense [8] optical flow computation.
II. Research idea
Despite the high speedups presented in the previous
section, none of the above-mentioned implementations
can provide real-time processing of high definition
videos. Therefore, we propose a new framework that
allows a smart, effective and adapted processing of
different type of Medias exploiting parallel and hetero-
geneous platforms. This framework enables to select
the units (GPU or/and CPU) for processing, and also
the related implementations to be applied. The latter
are selected after checking the type of media to treat
and the algorithm complexity. The framework offers
several scheduling strategies that allow an equivalent
distribution of tasks over the available processors. The
data transfer times are also reduced as a result of the
efficient management of GPU memories and to the
overlapping (CUDA streaming) of data copies by ker-
nels executions. Otherwise, the framework disposes
of several GPU-based image and video primitive func-
tions, such as shape detection, motion tracking using
optical flow estimation, edges and corners extraction.
We have exploited these functions for several situations
such as indexing videos, segmenting vertebrae in X-
ray and MR images, detecting and localizing event in
multi-user scenarios. The primitive functions are pre-
sented in detail in our previous publication [9]. Figure
1 illustrate the proposed framework, presenting dif-
ferent applications that can exploit in an adapted way
the heterogeneous systems, which offers a low energy
consumption as a result for the fast and accelerated
treatment. The main contributions of our framework
can be summarized within five points :
1. Smart selection of resources (CPU or/and GPU)
based on the estimated complexity and the type of
media. Additional computing units are exploited
only in case of intensive and tasks;
2. Several image and video GPU primitive functions;
3. Efficient scheduling of tasks and management of
memories in case of heterogeneous computation;
4. Acceleration of real-time image and video process-
ing applications;
5. low energy consumption.
Figure 1: Multi-CPU/Multi-GPU based Framework for
Multimedia Processing
III. Experimental results
The proposed framework has been exploited in sev-
eral high intensive applications related to image and
video processing such as vertebra segmentation, videos
indexation, event detection and localization, etc.
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III.1 Heterogeneous vertebra segmenta-
tion
The main objective of this method is the cervical verte-
bra mobility analysis on X-Ray or MR images. The aim
is to detect vertebra automatically. The computation
time presents one of the most important requirements
for this application. Based on our framework, we pro-
pose a hybrid implementation of the most intensive
steps, which have been defined within our estimation
complexity equation [9]. Our solution for vertebra de-
tection on Multi-CPU/Multi-GPU platforms is detailed
in [10] for X-Ray images, and in [11] for MR images.
Fig. 2(a) presents the results of vertebra detection in
X-ray images, while Fig. 2(b) is related to present the
detected vertebra in MR images. Notice that the use
of heterogeneous platforms allowed to improve perfor-
mance with a speedup of 30 × for vertebra detection
within 200 high resolution (1472×1760) X-ray images,
and a speedup of 118 × when detecting vertebra in a
set of 200 MR images (1024×1024).
(a) X-ray images (b) MR images
Figure 2: Vertebra detection in X-ray and MR images
III.2 Multi-CPU/Multi-GPU based videos
indexation
The context of this application is to develop a
new browsing environment for images and videos
databases. This method consists on calculating similar-
ities between videos sequences (composed of consecu-
tive images), based on detecting the feature of images
(frames) that compose videos [12]. The main drawback
of this application is the high computing time that in-
creases considerably when enlarging videos databases
and definitions. Using our framework, we developed
a hybrid version of the most intensive step of the fea-
tures extraction process. This step, detected within our
complexity estimation equation defined in [9], consists
of contours extraction algorithm that provides relevant
information for localizing motion’s areas. This imple-
mentation is detailed in [13] showing a total gain of
80%, compared to the total time of the sequential ver-
sion, when treating 800 frames of a video sequence
(1080x720).
III.3 Multi-GPU based Event detection
and localization in real time
The aim of this method is to detect and localize events
in video sequences in real time. The method is based
on modeling normal behaviors, and then estimating
the difference between the normal behavior model
and the observed events of behaviors. The detected
variations are labeled as emergency events, and the
deviations from examples of normal behavior are
used to characterize abnormality. After the detec-
tion of each event, we localize the related areas in
video frames where motion behavior is surprising com-
pared to the rest of motion. Using our framework,
we developed a Multi-GPU version of the most inten-
sive steps of the application. The latter are detected
within our complexity estimation equation defined in
[9]. This implementation is detailed in [14]. Notice
that performed tests show that our application can
turn in multi-user scenarios, and in real time even
when processing high definition videos such as Full
HD or 4K standards. The scalability of our results
is also achieved thanks to the effective exploitation
of multiple GPUs. A demonstration of GPU based
features detection, features tracking, and event detec-
tion in crowd video is shown in this video sequence:
https://www.youtube.com/watch?v=PwJRUTdQWg8.
IV. Conclusion and future work
We proposed in this paper a new framework that
allows a smart and efficient exploitation of Multi-
CPU/Multi-GPU platforms accordingly to the type
of multimedia (single image, multiple images, multi-
ple videos, video in real time) objects. This framework
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enables to select the units (GPU or/and CPU) for pro-
cessing, and also the related implementations to be
applied. The latter are selected after checking the type
of media to treat and the algorithm complexity. Exper-
imental results showed different use case applications
that have been improved thanks to our framework.
Each application has been integrated in an adapted
way for exploiting resources in order to reduce both
computing time and energy consumption. As future
work, we plan to port our algorithms on GPU Tegra
Mobile Processors 2 that allow to reduce significantly
the power consumption, with maintaining high perfor-
mance of computation.
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Abstract
Energy consumption is a key aspect that conditions the proper functioning of nowadays data centers and high
performance computing just like the launch of new services, due to its environmental negative impact and the
increasing economic costs of energy.
The energy efficiency of the applications used in these data centers could be improved, especially when systems’
utilization rate is low or moderate, or when targeting memory bounded applications. In this sense, energy
proportionality stands for systems which power consumption is in line with the amount of work performed in each
moment. As a response to these needs, the main objective of this project is to study, design, develop and analyze
experimental solutions (models, programs, tools and techniques) aware of energy proportionality for scientific and
engineering applications on low-power architectures. With the aim of showing the benefits of this contribution, two
applications, coming from the image processing and dynamic molecular simulation fields, have been chosen.
Keywords Energy, low-power architectures, linear algebra, NESUS
I. Motivation
Nowadays there is a vast variety of scientific, industrial
and engineering applications that have great comput-
ing power and storage requirements, and their demand
is still growing. In order to obtain more precise solu-
tions in these applications, scientists need to build and
work with sophisticated physical and mathematical
models. Scientific computation (seen as the elabora-
tion of mathematical models and the use of computers
to analyze and solve scientific problems) is an efficient
tool to make scientific discoveries that are complemen-
tary to the most traditional methods based on theory
and experimentation [1] As a consequence, new data
processing systems and high performance computing
centers collapse just a few weeks later from their com-
missioning [2].
To face the mathematical formulation at the bottom
of the physical laws advanced numerical algorithms
are required: linear algebra, spectral methods (e.g,
FFT), N-body methods, mesh methods to solve partial
differential equations, as well as searching, classifica-
tion and optimization algorithms, among others [2] are
required. In particular, the main part of the compu-
tations demanded to solve these scientific, industrial
and engineering applications can be decomposed into
a reduced number of well known matrix computation
problems, e.g., simple operations of linear algebra, lin-
ear equation systems, minimum least square problems,
eigenvalue and eigenvector problems. In this way, the
efficiency of these computation problems determine as
a last resort the effectiveness of the software applica-
tion.
Large scale HPC (high performance computing) sys-
tems are great energy consumers, using computing
resources and auxiliary systems to work [1]. This en-
ergy consumption has a direct impact on the operation
costs and maintenance of the computing centers, threat-
ening their existence and complicating the acquisition
of new facilities. However, electricity cost is not the
only problem; energy consumption results in carbon
dioxide emissions dangerous to the environment and
public health, and the heat reduces the reliability of
the hardware components [3].
HPC centers’ pressure forced hardware manufac-
turers to improve their designs to get better energy
efficiency: CPU, memory and disks (the main energy
consumers in a system, followed by the network and
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the power supply unit) provide some energy saving
strategies, based on the system transition to a low
power consumption state or the dynamic adaptation
of frequency and voltage (DVFS or Dynamic Voltage
Frequency Scaling) [4]. On the other hand, software
systems, communication libraries and, specially, com-
putational libraries and application codes used in HPC
centers have been, traditionally, unaware of power con-
sumption. In fact, the Top500 [5] list is a good example.
Computers listed in this ranking are classified depend-
ing on their sustained performance (in FLOPS) when
running the Linpack test (basically, solving a dense
linear system of scalable dimension). However, the
numerical method behind this test, LU factorization,
is far from being representative for most real scientific
codes [6].
Despite the great benefits [7] that HPC energy aware
solutions can provide in terms of run time optimization
and energy conservation, this topic is still at an early
research stage if compared with energy study in other
segments. Recently, HPC community has presented en-
ergy aware metrics, e.g., Energy Delay Product (EDP),
Energy To Solution (ETS), FLOPS/Watt or FTTSE [8],
that are becoming more significant when evaluating
algorithms and computers performance. In fact, the
Green500 [9] ranking, which uses these metrics to com-
pare and classify supercomputers all around the world
regarding their energy efficiency, is becoming more
considered every day.
II. Related work
Nowadays HPC linear algebra libraries make use of
hardware concurrency in multi-core processors using
multi-threaded implementations highly optimized for
a small set of linear algebra kernels (particularly, BLAS
matrix-vector product and matrix-matrix product). For
years, this approach was successfully followed by the
scientific community, since it provides an interface that
has allowed the development of complex and architec-
ture independent packages of numerical methods with
portable performance. However, with the increasing
number of cores (e.g, Intel Xeon Phi), this solution
became suboptimal due to the fact that concurrency at
BLAS level implies a high number of thread synchro-
nizations, causing a high overhead.
Recently, many projects demonstrated the benefits
of applying parallelism at a higher level, in both dense
and sparse linear algebra, through applications that
decompose operations in fine grain tasks, with out-
of-order execution by means of an scheduling aware
of the tasks’ dependencies. Examples of this success-
ful solution are libflame (SuperMatrix [10]), PLASMA
(Quark) [11], SMPSs [12], StarPU [13], etc., based on
the ideas/techniques firstly proposed by the project
Cilk [14] of MIT. These execution frameworks aim
at the gross performance as final value for the user.
However, they are completely energy unaware. Initial
research efforts showed the possibility of keeping isoef-
ficiency/isoscalability in a parallel solver while getting
low power consumption, and the benefits derived from
this approach. This can be done, for instance, schedul-
ing non-critical tasks to less powerful and low power
consumption cores (on heterogeneous environments)
or through processor frequency adjustment, and pro-
moting idle cores to low power states [15, 16, 17].
Previously mentioned solutions try to efficiently
identify and make use of task parallelism in software
applications. To this end, they provide the user with
an explicit or implicit mechanism to identify tasks
and dependencies among them. There is a part in
this framework that builds a Directed Acyclic Graph
(DAG) that gathers all the dependencies, and this infor-
mation is used by the scheduler, which in turn issues
tasks to execution when their dependencies are solved
and there are enough free computational resources.
Some of these frameworks also tackle the existence of
multiple address spaces, providing the programmer
with an explicit transfer mechanism or, alternatively,
a memory control mechanism built in the scheduler
that performs transparent transfers for the program-
mer. Scheduling algorithms at the bottom of these
execution frameworks aim at optimizing performance,
but generally, they do not consider energy as a vari-
able to make decisions. However, for some operations,
it is possible to improve energy efficiency during the
dynamic execution of a DAG if some non-critical tasks
are executed at a lower speed (via, e.g., the frequency
reduction of cores applying DVFS).
On the way towards the construction of exaflop su-
percomputers, some research lines stand for the uti-
lization of highly heterogeneous systems, composed
of some nodes, with a huge amount of simple and
low-power multi-core processors, combined with some
other nodes, featuring hardware accelerators [18]. In
the same vein, some recent works reveal energy advan-
tages when using low-power processors, such as Intel
Atom, ARM A-15, or more specialized systems, like
ARM+NVIDIA Carma, composed of an ARM A-9 pro-
cessor and a small Quadro 1000M GPU, or the Digital
10 Energy aware execution environments and algorithms on low power multi-core architectures
Signal Processors (DSP) of Texas Instruments [19, 20].
III. Thesis idea
The main objective of the research proposal is to study,
design, develop and experimentally analyze solutions
that are aware of the energy proportionality (mod-
els, programs, tools and techniques) of scientific and
engineering applications running on low-power archi-
tectures. This objective is composed of two specific
targets:
• Studying, characterizing and modeling low-power
architectures’ performance and energy efficiency,
which include, Intel Atom, ARM Cortex-A15,
Texas Instruments DSP C66x, among others.
• Designing, developing and evaluating energy pro-
portional solutions for scientific applications in
the field of hyperspectral image processing and
macromolecular simulations.
So far the improvement of these kind of applications
was focused on increasing their performance, through
traditional parallel systems that were to a large extent
energy proportionality oblivious. The novelty of this
proposal is founded on the study of specific HPC tech-
niques for low-power architectures, capable of making
the best of the greater energy proportionality of these
systems.
To achieve the proposed goal, the first stage of the
work will consist of analyzing, modeling and optimiz-
ing basic kernels on low-power architectures. To this
end, a representative number of low-power architec-
tures will be selected in order to build experimental
energy models with an appropriate collection of pa-
rameters and to determine computing and memory
access costs in terms of energy. In addition, the same
basic kernels will be used to characterize the energy
consumption of the different components in a given ar-
chitecture. After this initial study, the improvement of
hyperspectral image processing problems and macro-
molecular simulations will be tackled. In both cases,
the exploitation of parallelism at different levels (fine
grain, gross grain and task parallelism) and the use of
the MPI paradigm will be key to get the best of these
applications on low-power architectures.
IV. Conclusion and future work
Apart from the computational implications explained
along this text, from the economical and digital so-
ciety point of view, this proposal is also part of the
greenhouse gas reduction challenge and the energy
efficiency goal. Moreover, this project is strongly con-
nected with the climate change action and the use of
raw materials and natural resources. On the other
hand, the macromolecular simulations, and to a large
extent also the hyperspectral image processing, make
use of and produce huge amounts of data/results.
Consequently, these two kind of applications belong
to the “big data” category, being also characterized as
a priority topic by the economical and digital society
challenges.
As future work, the improvement of dense linear
algebra operations (focused on the BLIS library [21])
on low-power architectures has to be completed and
the improvement of hyperspectral image processing
problems and macromolecular simulations need to be
performed.
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Abstract
GPUs benefit from much more computation power with the same order of energy consumption than CPUs. Thanks
to their massive data parallel architecture, GPUs can outperform CPUs, especially on Single Program Multiple
Data (SPMD) programming paradigm on a large amount of data. Database engines are now everywhere, from
different sizes and complexities, for multiple usages, embedded or distributed; in 2012, 500 million of SQLite
active instances were estimated over the world. Our goal is to exploit the computation power of GPUs to improve
performance of SQLite, which is a key software component of many applications and systems. In this paper, we
introduce CuDB, a GPU-boosted in-memory database engine (IMDB) based on SQLite. The SQLite API remains
unchanged, allowing developers to easily upgrade database engine from SQlite to CuDB even on already existing
applications. Preliminary results show significant speedups of 70x with join queries on datasets of 1 million records.
We also demonstrate the "memory bounded" character of GPU-databases and show the energy efficiency of our
approach.
Keywords Relational Database, In-Memory, SQLite, GPU
I. Instruction
One of the most common components in many appli-
cations is related to database management. Compared
to explicit data management (like C/C++ container),
the main advantage of a relational database engine is
its flexibility in data storage and manipulation. Rela-
tional databases are used in enterprise systems (ERP,
CRM), in e-business applications (Apache, MySQL,
PHP), in many personal applications (FireFox, Skype,
GoogleGears, etc.), in embedded systems (iPhone and
low cost cellular phones), and also as a native compo-
nent in OS (e.g. Android and Symbian). With currently
more than a billion copies of implementation, SQLite
is probably currently the most widely deployed SQL
database engine.
In 2004, a first attempt was made to process some
database operations with a GPU [1]. At that time,
the GPU architectures were not sufficient mature for
general-purpose processing. GPGPU frameworks ap-
peared much later. Since the first releases in 2007 of the
CUDA framework and in 2009 for the OpenCL frame-
work, it has become common to use GPUs in HPC
environments for boosting scientific simulations. Nev-
ertheless, GPUs are not commonly used for boosting
database engines. Our goal is to show that a GPU-
boosted relational database engine can provide drastic
speedups while improving energy efficiency. In this pa-
per we briefly introduce CuDB, a GPU boosted version
of SQLite.
II. Related Works
In 2007 appeared GPUQP [2], one of the first exper-
imental relational query processing engine working
on a Graphics Processing Unit. With GPUQP, each
operator of generated query plans could be processed
either on CPU or GPU. The source code did not offi-
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cially evolve since 2009 but it contributes to provide
a reference database engine for many other contribu-
tions. In 2010, two researchers proposed Sphyraena
[3], a GPU boosted version of SQLite. Unlike other so-
lutions, Sphyraena does not split the query plans into
sequences of parallel primitives which require multiple
kernel calls. With Sphyraena, the whole query plan
is processed on GPU with a single kernel call. Those
previous researches have motivated us to start our own
GPU-sided relational database engine. We described
some specificities of our GPU-sided database, named
CuDB, in a previous paper [4].
Meanwhile other teams started different types of re-
searches, with GPU-database engines as central the-
matic. Sphyraena was used as base for Virginian [5],
with as aim the development of a GPU-adapted table-
structure. A group of researchers decide to study
the impact of transaction mechanisms within GPU-
databases and published the experimental GPUTx en-
gine [6]. The main drawback of GPUTx is that it
executes only pre-compiled procedures. Another ex-
perimental project is GPUDB [7] which was mainly
build to run the Star Schema Benchmark. GPUDB has
contributed to prove potential performances of GPU-
databases with a reference benchmark.
Another group of researchers wanted to create a
database engine which is able to run on different hard-
ware architectures. They used GPUQP as reference
engine, and developed the OmniDB [8] engine. The ex-
perimental CoGaDB [9] database engine allow the gen-
eration of query-plans which are dynamically adapted
to the target hardware. Unlike most of previous cited
solutions, the online available source code is currently
still updated.Note also that two commercial solutions
of GPU-sided database engines currently exist [10, 11]
and a third database engine just started beta phases
[12]. Those commercial solutions are more designed
for Geographic Information Systems and the Big Data
market. They do not encounter all the issues of a full
relational DBMS.
III. THESIS IDEA
Before explaining the internel architecture of CuDB, it
is necessary to understand how our reference engine,
SQLite, works. SQLite is subdivided into 4 modules:
(1) the interface which receive SQL queries, (2) SQL
Command Processor which parses the queries and
generates query plans, (3) Virtual Database Engine
which executes the query plans, and (4) the database.
Current version of CuDB engine preserves SQLite API
and Command Processor. With CuDB, the Virtual
Database Engine and the Database are replaced by our
GPU versions. The CPU unit is in charge of parsing
queries and translating it into query plans in the first
two modules. A query plan is formed by a sequence
of opcodes to be processed by a Virtual Machine. Our
Virtual Machine is natively designed for GPU paral-
lel architecture as well as our In-Memory Database
Engine. This hybrid design was motived by several
points: parsing and processing could not expect high
speedup although process and storage operation on
data can largely benefit of SIMD GPU architectures
(several hundreds of synchronized cores). Figure 1
shows the internal architecture of CuDB.
Figure 1: Internal architecture of CuDB.
CuDB engine preserves the original SQLite API, en-
abling fast, easy and efficient update of existing appli-
cations with minor source code updates.To take benefit
of the high computation power of GPUs, with GPU-
sided virtual machine, each GPU-thread processes the
same query plan on its own records, allowing signifi-
cant speedups with large datasets.
In 2013, a paper specific to the implementation of
SELECT WHERE and SELECT JOIN queries with a
GPU-database engine was published [13]. The chosen
approach, for the implementation of join operations,
was a trivial Cartesian product of tables, which pro-
cures a quadratic time complexity. With our engine, we
preferred to use a temporary indexation structure for
the processing of join-queries, which procure a quasi-
linear time complexity. We made performance tests
with JOIN queries on two non-indexed tables that are
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composed by multiple numerical columns. The selec-
tivity of the queries starts at 10% for small datasets and
decreases to 0.1% for the one million row tables. Tables
count both the same amount of records. We compared
the execution time of CuDB, with a standard SQLite
CPU implementation in which tables are stored in
RAM memory. The specificities of the hardware we
used for this performance evaluation are shown on
table 1. Figure 2 shows the average execution time of
the multiple join queries.
CPU GPU1 GPU2
Re f erence Core i7 2600K GT740 GTX770
Units 4 + HT 384 1536
Frequency 3.8GHz ~1GHz ~1GHz
Bandwidth 21GB/s 80GB/s 224GB/s
Table 1: Hardware specificities
Figure 2: Average execution times with JOIN queries.
Our GPU database becomes as fast as the CPU version
when the tables count a minimum of 800 records with
GPU1 and 600 records with GPU2. We obtain relevant
speedups on large datasets, and even modest GPUs
like our GPU1 are able to procure substantial speedups.
Our measures also show that performances of our sys-
tem are clearly memory bounded and depending of
query types, the processing time can be more impacted
by the memory bandwidth than by the computation
power of GPUs.
These results are encouraging but they are produced
on non-indexed tables. When the record number of
one table increases, performance of a indexed search in
O(log(n)), running on a single thread CPU, overtakes
a trivial parallel brute-force implementation O(n/p),
where p is the number of cores. Therefore, we are
also currently working on indexation mechanisms for
CuDB with better complexity.
During the performance evaluations, we also measured
the total power consumption of our platforms. From
the measured values we subtracted the idle power con-
sumption to only show the part of energy consumption
involved by the computation of the database system.
Figure 3 shows the resulting total consumed energy.
Figure 3: Average energy consumption with JOIN queries.
With our energy consumption tests, we show that the
small GPU1 (manufactured in 28 nm) is more efficient
than GPU2 (also 28 nm) because of its better "mem-
ory bandwidth" over "number of computation units"
ratio, what confirms that our GPU database is memory
bounded. With CuDB, we are currently working on
different types of storage engines with different lev-
els of data compactness and data types. We are also
working with SoC architectures to provide a CuDB(m)
version which will be dedicated to mobile and embed-
ded applications. Instead of large systems, where the
major manufacturers challenge was mainly focused on
the processing speed over energy efficiency, small sys-
tems dedicated to embedded applications have major
energy constraints, particularly due to the portable na-
ture of devices (smartphone, auricular devices). In this
field, SoC now offer higher energy efficiency than large
systems, mainly due to better integration between com-
ponents on the same chip (shared memory between
CPU and GPU units). So, these small systems using
less energy and boosted by environmental constraints,
could offer a valuable alternative to existing HPC facil-
ities.
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IV. Conclusion and Future Works
In this paper, we have introduced CuDB, a GPU
boosted relational database engine. CuDB is based
on SQLite and preserves its user interface. We mea-
sured relevant speedups while the energy efficiency
was increased up to 54 times with large datasets. With
join queries, our GPU database always outperforms
SQLite when tables counted more than one thousand
records. Some significant SQL clauses like ORDER BY
are still not being supported by our engine. The SQL
support of CuDB needs to be improved, as aiming to
run full database benchmarks. We need to deal with
the GPU memory limitations and we plan to make a
hybrid version of our engine where the CPU cores will
process queries on small datasets, while the GPU still
manages the greediest processing. We also showed that
a GPU-boosted database engine is a memory bounded
application. The future GPU architectures with stacked
memory will drastically improve the available memory
bandwidths. NVidia speaks about 1 TB/s with its next
Pascal GPU architecture which will still increase the
performances of GPU-database engines.
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Abstract
Here we present the part of results obtained in PhD thesis “The investigation of efficiency of physical phenomena
modelling using differential equations on distributed systems” by Andrej Bugajev. This work is dedicated to de-
velopment of mathematical modelling software. While applying a numerical method it is important to take into
account the limited computer resources, the architecture of these resources and how do methods affect software
robustness. Three main aspects of this investigation are that software implementation must be efficient, robust and
be able to utilize specific hardware resources. The hardware specificity in this work is related to distributed compu-
tations. The investigation is done for FVM method usage to implement efficient calculations of a very specific heat
transferring problem. That lets to create technological components that make a software implementation robust
and efficient. OpenFOAM open source software is selected as a basis for implementation of calculations and a
few algorithms to solve efficiency issues are proposed. The FVM parallel solver is implemented and analyzed, it is
adapted to heterogeneous cluster Vilkas.
Keywords Finite Volume Method, OpenFOAM, parallel algorithms, domain decomposition, distributed comput-
ing, parallel computing
I. Motivation
This work is dedicated to proposal of technological
solutions for developing design rules for power trans-
mission lines and cables (1, [1]), which have to meet
the latest power transmission network technical and
economical requirements.
In order to do that it is necessary to develop specific
software solutions. At present, sizes of the power lines
are up to 60% bigger than is necessary in terms of
transmitted power. However, as the new distributed
generating capacities are installed e.g. large wind
farms, bio-gas plants or waist-to-energy plants, the in-
frastructure of power grid must be re-designed or new
optimization strategies for the available grid must be
Figure 1: Typical high-voltage (110 kV) cables [1]
developed. Power cables for power distribution appli-
cations are still rated according to IEC 287 and IEC 853
standards, which use the Neher and McGrath meth-
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ods proposed in 1957 [2]. Obviously, these formulas
cannot accurately account for the various conditions
under which the cables are actually installed and used.
They estimate the cable’s current-carrying capacity
(so-called ampacity) with significant margins to stay
on the safe side [3]. The safety margins can be quite
large and result in 50–70% usage of actual resources.
A more accurate mathematical modelling is needed to
meet the latest technical and economical requirements
and to elaborate new, improved, cost-effective design
rules and standards. Today there are many applica-
tions where analytical and heuristic formulas cannot
describe precisely enough the conditions under which
the cables are installed. The present standards require
that the cable’s current-carrying capacity must be re-
duced according to the worst-case scenario. To be on
the safe side this rule is acceptable, but today the cost
effective designing of cable installations comes first as
the copper price level has reached its maximum value.
When we need to deal with mathematical models
for the heat transfer in various media (metals, insula-
tors, soil, water, air) and non-trivial geometries, only
the means of parallel computing technologies can al-
low us to get results in an adequate time. To solve
numerically selected models, we develop our numeri-
cal solvers using the OpenFOAM package.
II. Related work
The knowledge of dynamics (in time) of heat distri-
bution in/around electrical cables is necessary to op-
timize the usage of electricity transferring infrastruc-
ture. It is important to determine: maximal electric
current for the cable, optimal cable parameters in cer-
tain circumstances, cable life expectancy, other engi-
neering factors. To solve the optimization problem
it is necessary to implement an efficient modelling
software for heat distribution in cables. Fundamen-
tals of the heat distribution in cables are given in
[4], but for further readings refer [5, 6, 7]. [8] and
[9] presented efficient parallel numerical algorithms
for simulation of temperature distribution in electri-
cal cables for mobile devices and cars and solved in-
verse problem for fitting the diffusion coefficient of
the air-isolation material mixture to the experimen-
tal data. Numerical algorithms for parabolic and el-
liptic problems with discontinuous coefficients have
been widely investigated in many papers. The use of
standard finite element method (FEM) to solve inter-
face problems is equivalent to arithmetic averaging of
discontinuous coefficients. The mixed FEM leads to
the harmonic averaging if special quadrature formula
are used – see, e.g. works by [10] and [5]. Conser-
vative finite-difference schemes for approximation of
parabolic and elliptic problems were derived by [11]
and [12]. These schemes are robust and use only gen-
eral assumptions on the position of the interface. Also
such finite difference schemes were proposed, which
approximate with the second order of accuracy both –
the solution and the normal flux through the interface
– see [13, 14] for details.
In recent years, scalability and performance of paral-
lel OpenFOAM solvers are actively studied for various
applications and HPC platforms. In [15] it is noted
that the scalability of parallel OpenFOAM solvers is
not very well understood for many applications when
executed on massively parallel systems.
We note that an extensive experimental scalability
analysis of selected OpenFOAM applications is one of
the tasks solved in PRACE (Partnership for Advanced
Computing in Europe) project, see [16], [17]. In [16]
are presented results on IBM BlueGene/Q (Fermi) and
Hewlett Packard C7000 (Lagrange) parallel supercom-
puters for a few CFD applications with different multi-
physics models. The presented experimental results
are showing a good scaling and efficiency with up
to 2048–4096 cores. It is noted that such results are
expected when balancing between computation, mes-
sage passing and I/O work is good. Obviously, the
next generation of ultrascale computing systems will
cause additional challenges due to their complexity
and heterogeneity.
The most important challenges for parallel solvers
implemented in OpenFOAM are the following: a) ef-
ficiency of solvers on hybrid heterogeneous parallel
systems, b) sensitivity of the parallel preconditioners
to data distribution algorithms, c) workload balancing
on heterogeneous parallel systems. For mathematical
models describing coupled multi-physics problems, it
is important to investigate two different approaches
to design robust and efficient solvers for such prob-
lems [18]. Monolithic solvers operate directly on the
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system of nonlinear algebraic equations, obtained af-
ter the discretization ofthe system of PDEs. In the
partitioning approache the discrete system is solved
by using the single-physics solvers in decoupled fixed-
point iterations. The latter aproach is implemented in
OpenFOAM. A good review for a comparison of some
popular fixed-point methods is given in [19].
III. Thesis idea
In this work, we study the performance of parallel
OpenFOAM-based solver for heat conduction in elec-
trical power cables. For computational experiments,
we use the following 2D benchmark problem:
cρ
∂T
∂t
= ∇ · (λ∇T) + q, t ∈ [0, tmax], x ∈ Ω,
T(x, 0) = Tb, when x ∈ Ω,
T(x, t) = Tb, when x ∈ ∂Ω,
[T] = 0, [λ∇T] = 0 when x ∈ ∂ΩD,
(1)
here x = (x1, x2), T(x, t) is temperature, λ(x) > 0
is heat conductivity coefficient, q(x, t, T) is the source
function, ∂Ω is the contour of domain Ω, ρ(x) > 0
defines mass density, c(x) > 0 is specific heat capacity,
Tb, tmax are given constants. Operator ∇ · (λ∇T) =
2
∑
j=1
∂
∂x j
(
λ ∂T∂x j
)
is the diffusion operator. The solution
and flux continuity conditions are satisfied on bound-
aries of domains with different diffusion coefficients
∂ΩD.
When we need to deal with 2D and 3D mathemati-
cal models for the heat transfer in various media (met-
als, insulators, soil, water, air) and non-trivial geome-
tries, only parallel computing technologies can allow
us to get results in an adequate time. To solve nu-
merically selected models, we develop our numerical
solvers using the OpenFOAM package. OpenFOAM
is a free, open source CFD software package. It has
an extensive set of standard solvers for popular CFD
applications. It also allows us to implement new mod-
els, numerical schemes and algorithms, utilizing the
rich set of OpenFOAM capabilities. The important
consequence of this software development approach
is that numerical solvers can automatically exploit the
basic parallel computing capabilities already available
in the OpenFOAM package.
In this work, we study and analyze the parallel per-
formance of OpenFOAM-based solver for heat con-
duction in electrical power cables. The main goal is
to consider the scalability and efficiency of the devel-
oped parallel solver in the case when the parallel sys-
tem is not big, but it consists of non homogeneous
multicore nodes. The mesh is adaptive and it is par-
titioned by using Scotch method. Then load balanc-
ing techniques must be used in order to optimize the
parallel efficiency of the solver. The second aim is to
investigate the sensitivity of parallel preconditioners
with respect to the number of processes.
IV. Conclusions and future work
1. Smaller problems enable a better caching and
give a hardware-based speed-up for computa-
tions.
2. The uniform distribution of problems sizes is
enough to solve the problem on homogeneous set
of nodes, however this strategy is inefficient on
heterogeneous set of nodes.
3. The load balancing lets to use different nodes ef-
ficiently in a heterogeneous cluser.
4. The future investigation of parallel efficiency de-
pendence on preconditioners may lead to addi-
tional optimization of parallel solvers. This is es-
pecially important for large parallel systems.
5. One of the main challenges in future work is mod-
elling the problem with multi-physics on paral-
lel systems. In this case some parts of the whole
domain have effects, described by Navier-Stokes
equations and the rest part has diffusion only.
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Abstract
Nowadays computational needs increase exponentially every year. We analyze, calculate and process large data sets
every day and the "traditional" servers do not meet these computational criteria. As a result cloud computing was
"invented" offering multiple resources at an affordable cost. Besides that, Cloud Computing supports scalability,
fault tolerance and high availability [2] [16]. Our goal is to delve deeper into Cloud Computing to be able to carry
out independent research to study and improve the state of the art load balancing techniques.
Keywords Ultrascale systems, NESUS, Cloud computing, Load balancing, Fault tolerance, High availability,
Scalability
I. Introduction
Cloud computing is one of the most fast-growing fields
in computer science [2]. Almost everyone has access to
Internet via his smart-phone/tablet/PC [18] and access
his data from anywhere. In the near future everything
would be on the "cloud" making the network needs
to grow exponentially. As a result the next-generation
of cloud computing will thrive on how effectively the
infrastructure is used and if the available resources can
be utilized dynamically [1]. Load balancing distributes
the load across multiple virtual machines to ensure
that the service is always accessible and the resources
are utilized in the best effort. Moreover a "good" load
balancer should adapt its decisions to the changing
environment [17] [19].
The main goal of this thesis is to examine the known
load balancing techniques and algorithms and improve
them in the cost and energy saving aspects [19].
II. Related work
The most used load balancing techniques [15] are:
1. Round Robin: Incoming requests are distributed
sequentially across the available virtual machines.
All virtual machines should be homogeneous.
2. Weighted Round Robin: Incoming requests are
distributed across the virtual machines in a se-
quential manner, while taking account of a static
"weight" that can be pre-assigned per VM. This
method is preferred on heterogeneous VMs.
3. Least Connection: Incoming requests are dis-
tributed on the basis of the connections that every
VM is currently maintaining. The VM with the
least number of active connections automatically
is selected.
4. Weighted Least Connection: Incoming requests
are distributed across the virtual machines with
the fewer active connections, while taking account
of predefined "weight" for each VM.
There are a number of works that are employing
load balancing algorithms that take in account current
requirements for CPU performance like [4] [8] [9] [20].
However despite the high performance achieved by the
aforementioned algorithms, they lead to high energy
consumption. This resulted in the development of
many routing algorithms for power awareness as [11]
[21] [24].
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III. Thesis idea
Cloud computing is so involved in our every day lives
and spread among many different aspects of research.
It is the ideal area for aspiring computer scientists to
keep themselves up to date with the latest technolo-
gies. In our research we will study the load balancing
technologies and we will address open issues.
In order to examine the state of the art algorithms
and techniques in this field, we first developed a Web
Framework that uses more than one Virtual Machine in
order to address the problems of the "classic" servers.
The main problems are faults, as power failure, errors
on system or on hardware, expensive hardware when
scalability is needed and of course the overloading on
the server when multiple users are connected simul-
taneously. The system is intended to deal with all the
aforementioned problems using:
1. Virtual Machines, by ∼okeanos [12]
2. MySQL Cluster [3] [13]
3. Apache as Load Balancer [6] [14]
4. GlusterFS [23]
The system employs load balancing to handle the mul-
tiple requests. There are many ways to balance traffic
between systems [15], but the most effective one is
using weights. The weight is determined by counting
the requests that each server has and how much time
is needed to serve all of them. The output of this study
was published in [22].
Secondly we utilized the package JPPF (Java Paral-
lel Processing Framework) which enables applications
with large processing power requirements to be run
on any number of computers. This is done by splitting
an application into smaller parts and executes them
simultaneously on different machines [7]. We used the
above package in order to write our own load balanc-
ing rules and use it in co-operation between a Desktop
PC and a Raspberry. Our load balancing algorithm
works with meta-tags in every task. If the meta-tags of
a task meet the minimum needs, then the Raspberry is
used in order to process the task, alternatively the task
is processed by the Desktop.
Finally we are developing our own simulation pro-
gram in C in order to test the above systems with more
virtual machines or with more Servers - Raspberries.
IV. Future work
As future work we are going to use KVM [5] as virtu-
alization solution because we can increase or decrease
the number of CPUs and the amount of RAM on-the-
fly, without the need of restarting the virtual machine
[10]. As a result we can increase the resources when it
is needed and decrease them in order to save energy
and money.
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Abstract
Current GPUs (Graphic Processing Units) can obtain high computational performance in scientific applications.
Nevertheless, programmers have to use suitable parallel algorithms for these architectures and have to consider
optimization techniques in the implementation in order to achieve that performance. This thesis is focused on
designing and implementing parallel prefix algorithms into GPU architectures with little effort. For that, we have
developed a very optimized library called BPLG (Tuning Butterfly Processing Library for GPUs) and based on a set
of building blocks that enable to easily design well-known algorithms such as FFT, tridiagonal systems solvers, scan
operator, sorting or signal processing. This library is designed under a tuning methodology based on two-stages
indentified as GPU resource analysis and operator string manipulation. Specifically, this strategy is focused on a
set of parallel prefix algorithms that can be represented according to a set of common permutations of the digits
of each of its element indices [4], denoted as Index-Digit (ID) algorithms. So far, the proposed methodology has
obtained very good results with respect to state-of-art libraries, as CUFFT, CUSPARSE, CUDPP or ModernGPU.
Keywords CUDA, parallel prefix algorithms, GPU, ID-algorithms, tuning
I. Motivation
In recent years, GPUs (Graphics Processing Units) have
experienced a noticeable increase in its relevance and
usage in high performance computing. Nevertheless,
programmers have to use suitable parallel algorithms
for these architectures that also require special
languages such as NVIDIA CUDA or OpenCL; and
finally, have to consider optimization techniques in the
implementation in order to achieve high performance.
The algorithms examined in this thesis are described
using a parallel prefix approach [17], one of the most
popular parallel paradigms. Some parallel prefix
algorithms may be also represented according to a set
of common permutations of the digits of each element
index [4], denoted as Index-Digit (ID) algorithms.
In this thesis, we have focused on the following
ID-algorithms: FFT, Tridiagonal Systems Solvers, Scan
Operator and Sorting algorithms.
The FFT is a highly important operation for
many applications, such as image and digital signal
processing, filtering, compression or partial differential
equation resolution. Tridiagonal linear systems
arise in many scientific and engineering problems
such as fluid dynamics, heat conduction, numerical
analysis, ocean models or cubic spline approximations.
The scan operator is widely used in areas such
as the construction of summed area tables, stream
compaction, image filtering, or cryptography, among
many others. Sorting is a computational building
block of high importance, being one of the most
studied algorithms due to its impact. Many algorithms
rely on the efficiency of sorting routines. For example,
computer graphics, and geographic information
systems or MapReduce patterns.
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Thus, it is relevant the importance of efficently
solving these algorithms. For that, GPUs provides
an excellent hardware desing where executing these
parallel algorithms. For achieving this goal, there are
several proposals in order to facilitate the programma-
bility of these architectures: automatic parallelization,
directive-based compiler approaches and auto-tuning
frameworks or libraries.
Automatic parallelization and performance opti-
mization of affine loop nests on GPU is developed
using a polyhedral compiler model of data dependence
abstraction and program transformation. In [2], a
compiler algorithm revises data placement across dif-
ferent types of GPU resources using input optimized
programs. Shared memory multiplexing [22] allows
a higher number of thread blocks to be executed
concurrently. GPU caches suffer contention due to
massive multithreading, an adaptive cache bypass is
presented in [20] in order to reduce contention and
preserve space for reused cache lines.
Frameworks using directive-based compiler ap-
proaches [19, 18] have been developed to automatically
optimize GPU programs. Most of this kind of libraries
require to have GPU expertise, specifying the number
of threads to be used, which loops are parallelised or
when to synchronize. Furthermore, the code is not
easily readable, complicating the tuning process, and
there are some limitations as programmer cannot use
CUDA intrinsic functions within the accelerator region.
Autotuning is a very interesting option for ap-
plications whose execution time, memory usage
or energy consumption can vary depending on a
set of parameters and their execution environment.
These parameters can take a small number of values
and the autotuner determines the best combination
to maximise an user-defined metric. On GPUs,
there are various tunable parameters, such as the
number of warps per block or the workload per thread.
Nevertheless, this technique requires writing code
in a parametrized way to accommodate various
performance tuning parameters. Taking into account
previous proposals disadvantages, we have decided to
focus my thesis on this approach.
II. Related Work
There are several implementations on GPU for each
cited algorithm. Furthermore, there are also some
GPU methodologies based on an autotuning approach.
All of them are studied in this section.
There are some auto-tuning proposals for FFTs
on GPUs, achieving high performance, such as [21].
Specifically, approaches focused on large 1D FFT on
a single coprocessor is [21]. However, the most used
and well-known GPU implementation is NVIDIA’s
CUFFT [12]. There are some GPU tridiagonal solvers
implementations based on different algorithms, such
as [23, 10]. There are also GPU proposals based
on auto-tuning design for tridiagonal solvers in [1].
Most scan implementation on GPU are based on
either the Kogge-Stone or the Brent-Kung parallel
prefix patterns, being important [8] and [9]. Finally,
there are several parallel sorting algorithms which
have been developed for GPUs. Radix sort for GPUs
was efficiently implemented in [11] and Quicksort
algorithm in GPU was implemented in [3].
Most of previous approaches provide a solution
focused in just one algorithm; however, there is a
growing trend of using acceletared libraries that solve
this and other parallel algorithm being devoted to a
set of algorithms. Our proposal gives a solution based
on the development of a small number of efficient
parametrizable skeleton building blocks carefully
designed to achieve high level of efficiency in CUDA
architecture and thought to be used by a set of parallel
prefix algorithms instead of focusing on just one.
Other examples are CUSPARSE [16] and CUDPP [14],
accelerated libraries developed by NVIDIA; Merrill’s
CUB [15] and ModernGPU [13].
III. Thesis idea
The thesis is focused on developping a 2-stage
methodology for implementing efficient parallel prefix
algorithms on GPU architectures. In the first stage,
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performance parameters are obtained from a GPU
performance analysis in order to achieve a set of
premises such as the maximum parallelism to keep all
elements of the GPU occupied. In the second stage,
CUDA kernels are obtained from a combination of
two techniques called index-digit permutations and
tuned mapping vector, which are used to adjust the
data distribution in the GPU according to the resource
analysis made at the first stage and the digits of the
element’s index. Furthermore, our code is designed
as building blocks. That means, the functions used
are very abstract and they can be reused for the
different algorithms. These functions, or building
blocks, are parameterized (data types and performing
variables are unspecified) and then, the corresponding
tuned parameters for each architecture are selected at
compile-time and sent them to these functions. So, in
the end, thanks to this parametrization of the code, we
are designing GPU algorithms with little effort and
obtaining very competitive performance with respect
to other approaches.
Depending on the size of the problem, we have di-
vided the development of our methodology in three
phases:
• The problem data fits in shared memory. Each
problem is assigned to a single CUDA block, using
the shared memory to perform communications.
• The problem size is bigger than shared memory
but can be allocated in the GPU memory of a
single GPU. The work is distributed among sev-
eral blocks, using several kernels for coordinating
them.
• The problem size is bigger than the GPU mem-
ory of a single GPU, using streams and MPI for
dealing with that in a MultiGPU approach.
So far, we have implemented FFT, Hartley transform,
Discrete cosine transform, different tridiagonal systems
solvers, different scan operator algorithms and an al-
gorithmic variant of Bitonic Sort for sorting; obtaining
very good results [5, 6, 7] with respect to other state-of-
art libraries such as CUDPP, CUSPARSE, CUFFT and
ModernGPU.
IV. Conclusions
This thesis presents a two-stages methodology for
efficiently implementing parallel prefix algorithms
into GPU architectures with little effort. Specifically,
the strategy is focused on a set of algorithms known
as ID-algorithms. In the first stage a GPU resource
analysis is performed, where performance parameters
are obtained from a GPU performance analysis. In the
second stage, operators string manipulation, kernels are
obtained after adjusting the data distribution in the
GPU according to the first stage. These kernels are
developed with a set of building blocks that enable to
easily design flexible code, and are integrated in our
BPLG library (Tuning Butterfly Processing Library for
GPUs).
Depending on the problem size, three different
strategies have been considered. So far, we have tested
this methodology for small and medium problem sizes,
outperforming well-known libraries as CUFFT, CUS-
PARSE, CUDPP and ModernGPU.
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Abstract
Future exascale systems are predicted to be formed by millions of cores. This is a great opportunity for HPC
applications, however, it is also a hazard for the completion of their execution. Even if one computation node
presents a failure every one century, a machine with 100.000 nodes will encounter a failure every 9 hours. Thus,
HPC applications need to make use of fault tolerance techniques to ensure they successfully finish their execution.
This PhD thesis is focused on fault tolerance solutions for generic parallel applications, more specifically in check-
pointing solutions. We have extended CPPC, an MPI application-level portable checkpointing tool developed in
our research group, to work with OpenMP applications, and hybrid MPI-OpenMP applications. Currently, we
are working on transparently obtaining resilient MPI applications, that is, applications that are able to recover
themselves from failures without stopping their execution.
Keywords Fault Tolerance, Checkpointing, Resilience, MPI, OpenMP
I. Motivation
Current petascale systems are formed by hundreds
of thousands of cores. Schroeder and Gibson [16]
have analysed failure data collected at two large high-
performance computing sites, showing failure rates
from 20 to more than 1,000 failures per year, depend-
ing mostly on system size. That can be translated
in a failure every 8.7 hours. Future exascale sys-
tems will be formed by several millions of cores, and
they will be hit by error/faults much more frequently
than petascale systems due to their scale and complex-
ity [5]. Therefore, long-running HPC applications in
these systems will need to use fault tolerance tech-
niques to ensure the successful execution completion.
The MPI (Message Passing Interface) standard is the
most popular parallel programming model in petas-
cale systems. Moreover, current HPC systems are clus-
ters of multicore nodes that can benefit from the use of
a hybrid programming model, in which MPI is used
for the inter-node communications while a shared
memory programming model, such as OpenMP, is
used intra-node [20, 8]. However, these programming
models lack fault tolerance support. In this scenario,
checkpointing is a widely used fault tolerance tech-
nique, in which the computation state is saved period-
ically to disk into checkpoint files, allowing the recov-
ery of the application when a failure occurs.
This PhD. thesis is focused on the study of efficient
fault tolerance solutions for those parallel program-
ming models that will likely be the most used in the
exascale era. For this purpose, new strategies and
protocols will be implemented in CPPC (ComPiler for
Portable Checkpointing) [14], a portable and transpar-
ent checkpointing infrastructure for MPI parallel ap-
plications, to adequate it for the exascale era.
II. CPPC Overview
CPPC is an open-source checkpointing tool for MPI
applications available at http://cppc.des.udc.esun-
der GNU general public license (GPL). CPPC is made
up of a compiler tool and a runtime library, and its
main characteristics are:
• It constitutes a transparent solution for the final
user, since at compile time the CPPC source-to-
source compiler automatically transforms a paral-
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Figure 1: CPPC global flow
lel code into an equivalent fault-tolerant version
instrumented with calls to the CPPC library, as
exemplified in Figure 1.
• It applies a spatially coordinaded checkpointing.
The CPPC compiler identifies safe points, that is,
code locations in which it is guaranteed that no
inconsistencies due to messages may occur. The
usage of safe points guarantees data consistency
and no inter-process communications or runtime
synchronization are necessary when checkpoint-
ing. Thus, reducing the checkpointing protocol
overhead.
• It uses an application-level checkpointing, includ-
ing in the checkpoint files only those application
variables indispensable for the successful recov-
ery. The CPPC compiler automatically performs a
liveness analysis to identify the relevant variables,
minimizing the checkpoint file size and, thus, re-
ducing the checkpointing overhead.
• It results in a portable solution, thanks to the
use of portable storage formats and the exclusion
of architecture-dependent state from checkpoint
files, allowing the recovery on machines with
different architectures and/or operating systems
than those in which the checkpoint files were gen-
erated.
III. Thesis Work
In the literature, there exists some works focused on
fault tolerance for shared memory systems, in which
OpenMP is the de-facto standard for parallel program-
ming on this systems. Some of these proposals are
based on redundancy [7, 18], however, they can not
tolerate multiple failures. On the other hand, the
available checkpointing proposals for shared mem-
ory applications lack portability, whether code porta-
bility [13, 17] (allowing its use on different architec-
tures) or checkpoint files portability [2, 4] (allowing to
restart on different machines). In this context, we have
extended CPPC to cope with OpenMP applications
using a coordinated checkpointing protocol for data
consistency [12], and applied different optimization
techniques to minimize the overhead introduced dur-
ing its operation [11]. Afterwards, we have extended
that solution to cope with hybrid MPI-OpenMP ap-
plications using a hybrid protocol: coordinated check-
pointing across OpenMP threads and uncoordinated
across MPI processes (thanks to the use of safe points).
We have evaluated the performance of this hybrid
MPI-OpenMP solution on applications from the ASC
Sequoia Benchmark Codes and the NERSC-8/Trinity
benchmarks on over 6144 cores, obtaining overheads
below 1.1% when checkpointing 50 GB of data. Ad-
ditionally, the choice of an application-level approach
and the portability of the checkpoint files allow build-
ing adaptable applications, that is, applications that
are able to be restarted in a different resource archi-
tecture and/or number of cores, varying the number
of OpenMP threads used by the application. This fea-
ture will be specially useful on heterogeneous clusters,
allowing the adaptation of the application to the avail-
able resources.
Whether using the MPI or the hybrid MPI-OpenMP
model, upon a single process/thread failure the entire
application is aborted. This is the default behaviour
because the state of MPI is undefined upon failure
and, thus, there are no guarantees that the program
can successfully continue its execution. Therefore, tra-
ditional fault tolerant solutions for these applications
rely on stop&restart checkpointing: the application
state is periodically saved into checkpoint files, so that,
upon failure, a new job can be relaunched for restart-
ing the application using the state files. However, a
complete restart is unnecessary since, after a failure,
most of the computation nodes used by a job will
still be alive. Moreover, a complete restart introduces
overheads both for re-queuing the job and for mov-
ing the checkpointed data across the cluster to the
new granted resources. Thus, in the last years, new
methods have emerged to provide fault tolerance sup-
port to MPI applications, such as failure avoidance ap-
proaches [6, 21] that preemptively migrate processes
30 Resilience of Parallel Applications
from processors that are about to fail. Unfortunately,
these solutions are not able to cope with already hap-
pened failures.
Recently, the Fault Tolerance Working Group within
the MPI forum proposed the ULFM (User Level Fail-
ure Mitigation) interface [3] to integrate resilience ca-
pabilities in the future MPI 4.0. It includes new se-
mantics for process failure detection, and communi-
cator revocation and reconfiguration. Thus, it en-
ables the implementation of resilient MPI and hybrid
MPI-OpenMP applications, that is, applications that
are able to recover themselves from failures. Nev-
ertheless, incorporating the ULFM capabilities in al-
ready existing codes is not a simple task. Different
approaches for resilience using the new ULFM func-
tionalities have emerged. Some of these solutions are
Algorithm-Based Fault Tolerance (ABFT) techniques,
which means that they are specific to one or a set of ap-
plications and they can not be generally applied [9, 1].
Other proposals, such as [15, 19] present a more gen-
eral scope, however they rely on the developers to
instrument their MPI applications in order to obtain
fault tolerance support, which is, in general, a com-
plex and time-consuming task.
In this scenario, we have exploit the ULFM new
functionalities using CPPC to transparently obtain re-
silient MPI applications from generic MPI SPMD (Sin-
gle Program Multiple Data) programs [10]. By means
of the CPPC instrumentation of the original applica-
tion code, failures in one or several MPI processes are
tolerated using a non-shrinking backwards recovery
based on checkpointing. In this solution, after a fail-
ure, the failed processes are re-spawned and all the
processes rolled back to the last checkpoint available,
so that the application can continue its execution with
the same number of MPI processes.
IV. Future Work
Our MPI resilience proposal combining CPPC and
ULFM avois the overheads both for requeuing the job
and for moving all the checkpointed data across the
cluster. However, upon a failure, all the MPI processes
roll back to a previous saved state to recover the appli-
cation. In this situation, not only some computation
done by the failed processes is lost, but also some com-
putation performed by the survivor processes, as all
of them roll back to the last checkpoint available and
continue the execution from that point. Therefore, to
adequate this proposal to the exascale era, we plan
on designing and implementing a local recovery strat-
egy, so that, only the failed processes have to roll back
to a previous state, while the survivors can continue
their computation. Apart from improving the scala-
bility of the proposal, this strategy can reduced the
energy consumption, as survivor processes do not re-
peat any part of their computation.
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Abstract
Nowadays Tables and Smart phones are equipped with low power processor. Some of them, like the NVIDIA Tegra
SoC, also come with a GPU integrated so that both, the CPU and the GPU have access directly to the same RAM
memory. In another vein, one the main limitations of microphone array algorithms for audio processing is the high
computational cost required to reproduce real acoustics environments when real-time signal processing is absolutely
required. One of these algorithms is the Beamforming Algorithm, which is used to recover acoustic signals from
their observations when they are corrupted by noise, reverberation and other interfering signals. In order to achieve
real-time processing executing this algorithm we have employed high performance libraries such as OPENBLAS,
LAPACK, CUBLAS, PLASMA and MAGMA, and a particular tune programming for these mobile devices.
Keywords Heterogeneous Computing, Low Power Processors, ARMv7 and ARM Cortex-A15, Beamforming Filter
I. Motivation
The field of High-Performance Computing (HPC) has
always been oriented to achieve good performance
in terms of execution time. For this reason research
in HPC has traditionally focused on applications of
large computational cost on computers equipped with
high-performance processors capable of performing
large amounts of floating-point operations. Also on
software tools and hardware resources addressed to
large clusters of computers capable of working with
large amounts of data. However, also in the field of
high performance computing has always existed an-
other type of needs represented by applications that,
while not requiring the processing of a large amount of
data (such as simulations), they do need immediacy in
obtaining the result (real-time), as for example, a large
set of applications of digital signal processing. It is also
important to emphasize that we are experiencing a fun-
damental change in the conception of the Information
and Communication Technologies ICT, moving from
an oriented approach to the optimization of compu-
tational power and speed processes and applications
to another approach more oriented to achieve maxi-
mum performance benefits at a low energy efficiency
cost. This model change requires a new orientation in
which efforts should be focused on the sustainability
of the developments to ensure the optimum use of
resources. The processor manufacturers are aware of
this fact and design new devices that offer not only
high computational performance but also a low con-
sumption. For instance, the NVIDIA company delivers
their graphics cards as devices of a high ratio Gflops
per watt [1]. The ARM [2] is another example of pro-
cessor that needs low energy to operate since it has
been designed to be the core of mobile devices and,
therefore, should be aware of the consumption to get
the maximum availability.
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II. Related work
There are many problems in engineering that can ben-
efit from the good ratio of computational power by
energy consumption offered by current processor ar-
chitectures. The research group in which this doctoral
thesis is integrated has a large experience in the design
of high performance algorithms that address problems
like 3D audio [3, 4], design of passive components
based on microwave and electromagnetic devices ap-
plied to telecommunications [5, 6], systems analysis of
detection of Multiple-Input Multiple-Output (MIMO
systems) [7, 8, 9, 10], etc.
Typical paradigms of signal processing (detection,
location, source tracking, feature extraction, etc. ) have
taken an extensive development in recent years in the
form of distributed processed signals partly because of
the increase of applications that have emerged around
wireless sensor networks or, to be more specific, “Smart
Sensors Networks” (SSN) obtained when the nodes of
the network have processing and “decision making”
capacities.
III. Thesis idea
The main target of this thesis is the design and imple-
mentation of algorithms for digital signal processing
of sound signals in mobile devices. In an early step,
we have tested the behaviour of high performance li-
braries of such HPC like BLAS [11], LAPACK [12],
CUBLAS [13], PLASMA [14], and MAGMA [15], on an
embedded system to evaluate their usability to solve
our problem since many of the operations on which
the algorithms are based can be cast in terms of linear
algebra functions. We also have used parallel program-
ming standards like OpenMP [16] and MPI [17].
The applications that can benefit from the work of
this thesis are, e.g. applications of spatial sound (3D
audio), filtering multichannel, echo cancellers of cross-
talk, tracking and tracing of sources, classification and
signal enhancement, etc. Among the applications, we
will focus on processing distributed and collaborative
signals around SSN’s. Due to the high computational
requirements to achive real-time processing we will try
to get the best of the promissing NVIDIA solution SDK
Jetson DevKit [18].
IV. The Beamforming Algorithm
In this section we make a brief introduction to the
work being carried out in the framework of the thesis.
This work consists in the effcient implementation of
the Beamformer algorithm for the Jetson TK1.
Let sm(k), m = 1, . . . , M, be signals emitted by
M loudspeakers, the goal is to develop N filters gn,
n = 1, . . . , N, where N is the number of microphones
in the system, that allow to rebuild the original signals
once cleaned from noise and room reverberation. To
this end, we use channel responses of the room, repre-
sented as hnm, for values of n and m stated before.
The output of the n-th microphone is given by:
xn(k) =
M
∑
m=1
Lh
∑
j=1
hnm(j)sm(k− j) + vn(k) .
where Lh is the length of longest room impulse re-
sponse of all the acoustic channels hnm, and vn(k) is
the noise signal. (For the sake of clarity, we will not
consider the noise term hereafter.) Also for clarity
and computation efficiency, we rewrite the form of the
output signal of each microphone as
xn(k) =
M
∑
m=1
hTnmsm(k) ,
where sm(k) is the column vector defined as
sm(k) =
[
sm(k) sm(k− 1) · · · sm(k− Lh + 1)
]T ,
and hnm is the RLh×1 acoustic channel vector from
loudspeaker m to microphone n.
Considering now the problem of recovering source
signals sm(k) from the recorded observations xn(k),
beamforming filters gn have to be designed so that the
output signal y(k) is a good estimate of sm(k), that
is, y(k) = sˆm(k − τ) with minimum error. Given a
maximum length of Lg taps for each of the N filters gn,
the broadband beamforming output signal is expressed
in a similar form as
y(k) =
N
∑
n=1
gTnxn(k) ,
where gn is the RLg×1 vector containing the or-
dered taps of beamforming filters gn, and xn(k) =
[xn(k)x(k− 1) · · · xn(k− Lg + 1)]T .
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The algorithm of Beamformer filter called LCMV
(Linearly Constrained Minimum Variance) [19] calcu-
lates beamforming filters as:
gLCMV = Rˆ−1x H:m[HT:mRˆ−1x H:m]−1um , (1)
where gLCMV is formed by the concatenation of fil-
ters gn, i.e. gLCMV = [gT1 , . . . , g
T
N ]
T , and matrix
H
(NLg)×(Lg+Lh−1)
:m is a partition of the channel impulse
matrix that only includes the impulse responses from
the m-th source to the N microphones used in Sylvester
matrix form. Matrix Rˆx is the correlation matrix of the
recorded signals and um is the vector of zeros except
for a one at the proper vector component in order to
compensate the room impulse response delay.
The implementation of the LCMV proposed seeks
for efficiency and accuracy, and its mainly based on
the QR decomposition. Firstly, we form the following
matrix X ∈ RNLg×K,
X =
1√
K

x1(k) x1(k+ 1) . . . x1(k+ K− 1)
x2(k) x2(k+ 1) . . . x2(k+ K− 1)
...
...
...
xN(k) xN(k+ 1) . . . xN(k+ K− 1)
 ,
(2)
where K (> NLg) is the number of samples used. The
algorithm computes the qr decomposition of XT , i.e.
XT = QR, where Q is orthogonal and R is upper tri-
angular. Thus, in order to use LAPACK routines we
build directly matrix XT in column major order repre-
sentation. Using matrix X, matrix Rˆx can be defined
as
Rˆx = XXT = RTQTQR = RTR .
Now, we define for convenience matrix W =
Rˆ−1x H:m so that the LCMV beamformer filter gLCMV (1)
can be expressed as
gLCMV = W[HT:mW]
−1um . (3)
We define matrix Z as the solution of the linear system
RTZ = H:m ,
then, using the qr decomposition of matrix X we have
W = Rˆ−1x H:m = (RTR)−1H:m = R−1R−TH:m = R−1Z ,
where clearly matrix W is the solution of the linear
system RW = Z.
The solution to get the beamforming filters proceeds
by solving the linear system
Abm = um , (4)
where A = HT:mW = HT:mR−1Z = ZTZ. Also here, the
solution of the linear system (4) is obtained through
a qr factorization, in this case, of matrix Z. Let Z =
Q′R′ be the qr decomposition of matrix Z, then vector
bm can be computed by solving the following two
triangular linear systems:
R′Ty = um ,
R′bm = y .
Finally, it is easy to see that the computation of the
beamformer filter (1) can be computed using the last
obtained objects, i.e. R, Z, and bm, this way:
gLCMV = R−1Zbm ,
which involves a matrix vector product and a triangular
linear system solution.
The results have been carried out on the NVIDIA
Jetson TK1, which consists of an ARM cortex A-15 with
four cores and an NVIDIA GPU Kepler with 192 cores
integrated all together in a single chip. The cost of the
QR decomposition of matrix X (2) is ≈ 70% the total
cost of the algorithm, thus we focused our efforts on
optimizing this operation. For the reduction in time of
the QR decomposition we wrote different implemen-
tations based on libraries BLAS and LAPACK. After
some testing we selected the optimized BLAS imple-
mentation OPENBLAS for the architecture ARMV7
as the best. We also used CUBLAS, PLASMA and
MAGMA libraries to involve the GPU in the computa-
tions and, thus, to reduce the execution time.
In a first assessment we realize that MAGMA library
is not (yet) optimized for devices with the character-
istics of the Jetson (CPU and GPU ensambled on a
single chip), since the cost of the QR decomposition by
MAGMA is higher than the cost of our own implemen-
tation of the QR decomposition. Our implementation
uses the same scheme as function GEQRF of LAPACK,
but some operations are deliverd to the ARM proces-
sor cores using OPENBLAS and other operations are
driven to the GPU using the CUBLAS library.
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V. Conclusion and future work
Probably, the main conclusion of our incipient work is
that yet exists a large room for improvement, both in
the hardware devices as in the implementations that
can exploit these devices. One of the solutions in which
we are working on now consists of the QR updating.
With this idea, many operations involved in the origi-
nal algorithm that computes the QR factorization from
scratch at each iteration can be avoided, allowing thus
to reduce significantly the execution time.
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Abstract 
The paper presents some aspects regarding data mining used modeling and prediction of the patients’ health 
state parameters. 
The proposed wearable device integrated by using wireless personal networks (WPNs) can sense, process and 
communicate vital signs through internet for healthcare monitoring. These WPNs are fitted for medical
applications and offer continuous ambulatory health monitoring by using non-invasive methods. Generally, the
body sensor network (BSN) for medical applications are based on big data fusion and cloud computing 
technologies (PaaS, SaaS - for data storage and sharing solutions). 
The big data fusion includes preprocessing (filter the noise), feature extraction (data abstraction), data fusion 
computation (modeling different information type and fusion), and data compression (reducing the information 
stored in memory and transmitted by the transceiver). 
The fusion between wearable wireless body sensor network (WWBSN), IoT and Cloud Computing will allow 
doctors, emergency stations or caregivers to track and receive data from BSNs about patients in different places. 
By using biomedical sensors can be studied the human behavior and physiology, the body's response 
physiologically and emotionally to various physical and mental diseases. The WWBSN can cover monitoring for 
cardiovascular, diabetic problems or mental disorders (Alzheimer). 
Keywords: data mining, elderly healthcare, sensors 
Motivation 
The motivation source for doctoral thesis study was 
the case of elderly patients monitoring (fig. 1). The 
elderly patients are dealing with comorbidity 
phenomena characterized by association of diseases 
like cardiovascular problems (hypertension, 
hypotension), cardiovascular problems (hypertension, 
hypotension), nonphysical activities (obesity) and 
Alzheimer. Comorbidity is associated with worse 
health outcomes, complex clinical management and 
increased health care costs. 
The monitoring of the elderly patients in their living 
environment by using wireless sensors network 
(optical sensors, gyroscopes and accelerometers) 
presents a high interest for scientists in order for 
failure detection [1].  
For diabetic elderly and for person with 
cardiovascular diseases the posture of the body and 
rapidity on changing the body posture coordinates 
can indicate critical situations like failure, tremors or 
heart attack. 
Fig. 1 Wearable monitoring system-motivation 
Thesis idea
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The doctoral thesis "Theoretical and experimental 
contributions to the monitoring of vital parameters 
using intelligent control systems based on sensors 
integrated into textile structures and Cloud 
Computing services" idea is to track vital parameters 
data from wearable sensors integrated in textile 
structures. 
The purpose of this thesis is to create a wearable
monitoring system for elderly patients. 
The textile technology allow the weaving, sewing 
and knitting of conductive yarns into the flexible 
structures, but in case of integration of the electronic 
components (sensors, actuators and computational 
devices) on the textile surface (e-textile), may occurs
constraints related to system design which require
high computational performance, low power 
consumption and fault tolerance. 
The nature of the textile (discrete model) and the 
faults which occur due to the open and short circuits 
can disconnect/drain the battery and can affect both 
battery life and the performance of the textile with 
conductive yarns, which finally affect the accuracy 
signals from the textile structure made with 
conductive yarns [2]. 
Usage of the semiconductors in textiles structures for 
the connections sensors/actuators – motherboard 
affect signals data accuracy because of the yarns 
resistivity modifications with temperature and skin 
humidity variations, body thermal flow and due to the 
textile property to be good thermal conductor [2].  
Big data in medical, physical sciences and financial
area generate a huge volume of data collected, which 
required new technologies and complex algorithms 
and software for collecting, storage and managing the 
big data. 
For big data from biomedical sensors analysis, data 
mining methods allow predictive modeling of data in 
order to obtain the disease risk assessment and 
disease model in correlation with patient behavior. 
Conclusion
By defining fault like a physical defect or 
imperfection that occurs in some hardware (sensors, 
actuators) or software component (a short circuit 
between two adjacent interconnects, a broken pin, or 
a software bug) and knowing the cause-effect model 
for fault-error-failure (faults cause errors and errors 
causes for failures effects) can conclude that usage of 
conductive textile yarns for data transmission can 
cause system monitoring failure and false data. 
Wearable sensors system for health monitoring 
should allow [2]: 
-fault tolerance control implementation; 
-big data fusion for extract the values and establish 
optimal decisions based on predictive modeling; 
-sensor data processing algorithm for reducing the 
noise and data discretization; 
Wearable electronics integrated in textile structure 
experience a data losses and low accuracy signals due 
to the textile structure properties. In design of textile
structures with electronics integrated must consider 
the noise that could occur due to the conductive yarns 
length and resistivity in correlation with temperature 
and skin humidity. 
In case of diabetic patient study case the critical 
values for biomedical signal (pulse, temperature, 
humidity and breath rhythm) are sent to fault 
tolerance control unit and after comparison is
selected the optimal decision and are sent the
message alerts.  
In case of diabetic elderly patient for establish the 
critical situation we analyze the correlation between 
breath rhythm, humidity, pulse and temperature
values obtained from wearable sensors: 
Hypoglycemia=f (temperature, pulse, breath rhythm, 
pulse)  
Hyperglycemia=f (temperature, pulse, breath rhythm, 
pulse)  
In many cases the sensors output may generate the
errors which can be considered like fault events [2]: 
-partial or total output loss; 
-abrupt/continuous switching between modes of 
functioning; 
- Nonlinear aberrations; 
Future work 
For developing the monitoring system will be 
required to analyze, collect and storage the big data. 
For analyzing the parameters from patients will be
developed a support decision system (fig. 2). The
system architecture will consist in 5 levels: 
Level 1 - data transmission (biomedical sensors 
aggregators); 
Level 2 - big data (data collecting, discretization 
and storage); 
Level 3 - medical information (data mining) 
Level 4 - diseases knowledge (data synthesis) 
Level 5 - decision support system 
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Fig. 2 Decision system architecture- big data
monitoring [3] 
The software will be available in two versions – for 
smartphone (fig. 3) and pc and will offer: 
Usability 
Autonomy 
Portability 
Fig. 3 Patient data management software-mobile app 
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Abstract
This paper describes the model designed for the instruction mapping tool, which can be used for generating the low
level assembly code for the digital signal processing algorithms. The model is based on the Very Long Instruction
Word architecture. The Texas Instrument TMS320C6678 was the pattern and finally was described with the created
model. The paper is showing the parameters of the hardware resources and also the instruction set.
Keywords Processor model, Instruction mapping, VLIW
I. Introduction
Several years ago, in applications for digital signal pro-
cessing applications, the critical code was not written
using high level languages, but it was hand optimized
in the assembly language. This approach was chosen
because of the non-effective results generated by the
compilers. This procedure resulted in the long devel-
opment time and high cost. The other complication
is that the final code cannot be used on the different
processor architecture. In the case of the migration on
the different processor, the code must be rewritten into
the different form.
Nowadays, the modern compilers are capable of gen-
erating effective code. This statement applies mainly
for the scalar processor architectures. It is given by the
wide use of the scalar processors in different sectors,
from the industrial and medical equipment, to the cus-
tomer electronics, which leaded to the development
of the effective compilers. There are also frameworks,
where the architecture can be defined for various ar-
chitectures such as [1] or [2].
But there are also different architectures, not widely
used, where the use of high level languages leads to the
ineffective code. These processors are usually the ones
that use instruction level parallelism, such as super-
scalar or Very Long Instruction Word (VLIW). To avoid
the problems related with the software creating using
assembly language, the new tool for DSP algorithm
mapping under development [3].
This paper is dealing with the processor model used
in the tool. The next chapters will show the model
structure based on the VLIW architecture.
II. Model Description
To cover the majority of possible cases of the processor
internal structure, the more complex processor was
chosen as the reference. It was the TMS320C6678 [4]
which is 8-core digital signal processor based on the
C66x CorePac [5] made by Texas Instruments.
Single C66x DSP core contains 8 functional units and
64 general purpose registers. Its simplified structure
is shown in figure 1. At first sight, it may seem that
the core has quite large amount of the resources for
parallel operation, but it has its limitation.
The first is that the functional units are not equal.
They are not capable to execute the same instructions.
Functional units are marked .L1, .L2, .S1, .S2, .D1, .D2
and .M1, .M2. The .D units are primary used for the
loading and storing data into the memory. The .L and
.S units are designed for the general arithmetic, logic
and branch operations as well. The last, .M units, are
able to perform multiply operations with single and
double precision floating point values. All of the units
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are also able to execute other types of instructions, but
not with all data types.
C66x CorePac
Register le A Register le B
.L1 .S1
.M1 .D1
.L2 .S2
.M2 .D2
L1P Cache L1D Cache
L2 Cache
Figure 1: Simplified structure of the TMS320C6678.
The second limitation is caused by the division of
the previously mentioned hardware resources into 2
identical data paths. These data paths are marked as
Data Path A and Data Path B. Because of this it is not
possible to directly access registers from Data Path A
with functional unit from Data Path B. It can be done
only through the Register File Cross Paths marked 1x
and 2x. The single cross path in the C66x is capable to
transfer 64-bit operand in the instruction. In addition,
this operand can be used in multiple instructions in
the same execute packed, which was not allowed in
the older C64x core.
The model itself is aimed only on the description of
the processor core, not the processor as the entire unit.
The main parts of the model are:
• hardware resources of the core;
• instruction set.
II.1 Hardware Resources
The topology of the model is based on the VLIW archi-
tecture with the multiple data path.
II.1.1 Data Paths
From the outside view, the data path is the top level
element, which contains all basic hardware resources.
For this reason, the part of the model with the hard-
ware resources is set of structures describing the data
path.
The selected TMS320C6678 has 2 practically identical
data paths, so the model in this case can contain only
the template of one data path and information about
the number of the data paths in the given architecture.
But in general, the processor may consist of several
different data paths, so every element in the model has
its own definition.
Each data path contains the physical and virtual (or
logical) resources, what will be explained later in the
paper.
II.1.2 Cross Paths
As it was mentioned in the TMS320C6678 description,
the data paths work as the separated units. The data
cannot be directly moved between the register files and
the functional units cannot read the register value. For
this purpose, the model is able to define cross paths.
Each cross path is defined by the following parame-
ters:
• source data path with register file;
• maximum width of the transferred data;
• maximum number of operands where the value
can be used.
The meaning of the source data path is clean. The
target data path is not defined at this point, because the
functional units in the TMS32C6678 are not handling
the operands in the same way. The .D, .M and .S units
can read only the second operand through the cross
path and the .L units can access to the different register
file for both operands (figure 2). For this reason, the
destination of the cross paths is defined individually
on the functional units.
The maximum width of transferred data is given by
the bus width, which is 64-bit in the selected processor
despite the fact, that the register size is 32-bit. There
is no need to define this parameter to different value
than the multiply of register width, so the model keeps
only the number of possible transferred registers.
The requirement of parameter which can tell if it is
possible to use the operand transferred by the cross
path in the multiple operations is given by the differ-
ence between the C66x and C64x cores. In the C64x,
it is possible to use the data from the cross path only
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source1
source2
destination
source1
source2
destination
.L1
.S1
Register
File A
Register
File B
1X
Figure 2: Example of the cross path connection to the func-
tional units [5].
in the one functional unit at once in compare with the
C66x where this limitation does not exists.
II.1.3 Functional Units
Each data path includes the set of functional units.
The only one parameter, except the name, of the func-
tional unit is the identification of the operand input
connection to the cross path. The referenced C66x and
also the older C64x are composed of the 2 data paths,
so in this case the parameter could be only with the
meaning connected or disconnected. But in general,
the processor could have more than 2 data paths and
therefore it is needed to identify which cross path is
connected into the functional unit input.
II.1.4 Registers
The last physical hardware resources in the presented
model are the general purpose register files. Each data
path has one register file defined by the set of the reg-
isters. The registers are identified only by their names.
Even the width of the registers is not mentioned in the
model. To determine how many and which registers to
represent data type, virtual resources are used. They
will be described in the next chapter parts.
II.1.5 Register Groups and Data Types
Register groups are only logical definitions for the tool,
to determine which registers can be used together as
the single value (figure 3). As it was mentioned, the
model is not working with the physical width with the
registers. Also the registers can handle different num-
ber of bits on different architectures, so the decision
which group to use as given data type cannot be made.
For this reason, the data types supported by the tool
are assigned to the created register groups.
A0 A1
A1:A0
A2 A3
A3:A2
A3:A2:A1:A0
A4 A5
A5:A4
A6 A7
A7:A4
A7:A6:A5:A4
A8 A9
A9:A8
A10 A11
A11:A10
A11:A10:A9:A8
A12 A13
A13:A12
A14 A15
A15:A14
A15:A14:A13:A12
Figure 3: Creating register groups from the physical regis-
ters.
III. Instruction Set
The instruction set is next big part in the model de-
scribing the processor. It is not divided into other
segments as the hardware resources. It is only the
list of the instructions that can fit into the operation
abstraction of the tool. It includes the arithmetical and
logical operations and the data loading and storing
instructions.
Each instruction is represented by the following at-
tributes:
• name of the instruction;
• instruction format;
• instruction operation;
• data type of the operands;
• functional units capable to execute instruction;
• number of cycles needed to read the instruction
and operands;
• number of cycles needed to write result to regis-
ters;
• total number of cycles needed to execute the in-
struction.
The meaning of the instruction name is clear. Its
purpose is only the identification by the user.
The instruction format gives the position of the pa-
rameters in the final notation of the generated code.
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Some of the instructions are able to process data
with different number representation. For example the
ABS instruction in the C66x is able to process 32-bit
integers and 64-bit integers as well. That is why this
parameter is list of the data types.
Functional units are another list acting as the instruc-
tion parameter. This list contains the functional units
from all data paths. They are not divided into smaller
groups.
The last group of parameters defines the timing of
the instruction. The full instruction cycle was reduced
into 3 stages. During the read stage, the functional
unit is fetching instruction and the input value must
be prepared in the registers. After this stage, the func-
tional unit can be used for other purpose and the input
register can be overwritten. The write stage moves the
result of the operation into the destination registers. At
this stage, the register must be prepared to receive new
data to prevent overwrite the valid values for other
operations. The instruction is executed between these
stages and the resources can be freely used without
limitations. Figure 4 shows the timing of the MPYDP
instruction as the example.
src1_l
src2_l
src1_l
src2_h
src1_h
src2_l
src1_h
src2_h
dst_l dst_h
.M.M.M.M
1 2 3 4 5 6 7 8 9 10
Pipeline
stage
Read
Write
Unit
in use
Figure 4: MPYDP instruction pipelining.
IV. Implementation
The processor model is implemented as part of the
instruction mapping tool. This tool is written in the
C++ language and the model is not specified directly.
It is in form of classes and the tool is reading user
specified JSON file [6], which contains the structure of
the specific architecture.
The simple command line tool to editing the archi-
tecture was also created. This editor is helpful during
the defining the new architecture, because it keeps the
valid format of the files, which could be corrupted by
the mistype and also watches over the right connection
between the parameters.
V. Conclusion
This paper presented the processor model designed
for the instruction mapping tool, which was primary
intended for VLIW architectures. The model was im-
plemented as the part of the instruction mapping tool.
Its functionality was verified with the mentioned tool
on the TMS320C6678 processor. The model is primary
aimed on the VLIW architectures, but it should be able
to define other architectures such as the scalar or su-
perscalar processors. This was not verified and it will
be the part of the future work.
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Abstract
Cloud computing offers a wide range of resources and services through the Internet that can been used for various
purposes. The rapid growth of cloud computing has exempted many companies and institutions from the burden of
maintaining expensive hardware and software infrastructure. With characteristics like high scalability, availability
and fault tolerance, cloud computing meet the new era needs for massive data processing at an affordable cost. In
our doctoral research we intend to study, analyze, evaluate and make proposals in order to further improve the
performance of cloud computing.
Keywords Cloud computing
I. Introduction
Cloud computing has evolved into a major computing
platform that is used by many companies. By using
cloud computing, companies offer their services or
process their data without the need of in-house IT in-
frastructure [1]. The term of cloud computing usually
refers to providing computational services as utilities
via the Internet [2]. These services may include infras-
tructure, platform and software. The increasing use
of cloud computing can be explained by the fact that
cloud offers "on-demand" scalability, high availability,
flexible cost policy, ease of customization and other
elements that positions it ahead of classic distributed
technologies such as the Grid [1].
The aim of this thesis is to address open issues and
limitations in cloud computing and propose techniques
in order to overcome the potential obstacles and im-
prove the performance of cloud computing. Through
the doctoral research we will study the current bib-
liography and we will conduct several experiments
to analyze and evaluate the current cloud computing
technologies.
II. Ongoing Study
At the first phase of our research we investigated the
use of main memory in cloud computing and we stud-
ied how it affects the computation performance. We
analyzed and compared the widespread cloud com-
puting framework Hadoop[3] with the relatively new
general engine for large-scale data processing Spark[4].
Spark (unlike Hadoop’s MapReduce) uses effectively
the main memory and claims that can achieve up to
one hundred times higher performance for certain ap-
plications compared to Hadoop’s MapReduce [4].
In order to experimental evaluate the two frame-
works we developed and executed log file analysis
application in both frameworks. Log file analysis in
cloud was proposed and investigated by many papers
[5] - [15] for various reasons. Also many big com-
panies like Facebook, Amazon, ebay, etc. use cloud
computing solutions to analyze the enormous amount
of log data that they produce. However to the best of
our knowledge this is the first work that investigates
and compares the performance of real log analysis
applications in Hadoop and Spark.
In bibliography there are many papers that investi-
gate the performance of cloud computing from differ-
ent perspectives and explore how various factors affect
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it [16] - [25]. To evaluate the performance of the two
frameworks we focus on three performance indicators.
The execution time, resource utilization and scalability.
The experimental results showed that Spark presents
almost the same scalability as Hadoop but Spark is sig-
nificantly faster and makes better resource utilization
than Hadoop.
The output of this study is published in the proceed-
ings of the Second International Workshop on Sustain-
able Ultrascale Computing Systems (NESUS 2015) in
Krakow, Poland; paper entitled ”Log File Analysis in
Cloud with Apache Hadoop and Apache Spark” [26]
and an extended version of this work is submitted to
an international journal.
III. Related Work
As we mentioned before in order to evaluate the per-
formance of Hadoop and Spark we developed log file
analysis applications in both frameworks. After an
extensive search in bibliography we found that cloud
computing for log analysis has been investigated and
proposed by many papers, however the majority of
them studied and proposed Hadoop-based algorithms
and systems.
In papers [5] - [9] the authors recognized that logs
are produced in higher rate than traditional systems
can serve. To overcome the bottleneck of massive data
processing of traditional relational databases they pro-
posed and implemented log file analysis using Hadoop
cluster.
The paper [10] presents a Hadoop-based log analysis
system for intrusion detection and in [11] a MapReduce
log analysis algorithm was used to identify security
threats and problems. In both works they used Hadoop
MapReduce in order to improve the response time of
large log files analysis applications and as a result to
achieve a faster reaction by the system’s administrator.
In [12] the authors implemented a MapReduce-based
framework for anomaly detection that follows a spe-
cific methodology to analyze log files. First, it collects
logs from each node of the monitored cluster to the
analysis cluster. Then, it applies K-means clustering
algorithm to integrate the collected logs. Finally ex-
ecutes a MapReduce-based algorithm to parse these
clustered log files.
A Hadoop-based flow logs analyzing system was
proposed in paper [13]. This system uses for log anal-
ysis a new script language called Log-QL, which is
a SQL-like language that was translated and submit-
ted to the MapReduce framework. After experiments
the authors concluded that their distributed system is
faster and can handle much bigger datasets compared
to a centralized system.
Paper [14] presents a scalable platform named Anal-
ysis Farm, for network log analysis with fast aggre-
gation and agile query. To achieve storage scale-out,
computation scale-out and agile query, OpenStack was
used for resource provisioning, and MongoDB for log
storage and analysis.
A cloud platform for log data analysis with the com-
bination of Hadoop and Spark was presented in paper
[15]. The authors proposed a cloud platform with
batch processing and in-memory computing capabil-
ities by using at the same time Hadoop, Spark and
Hive/Shark. They claim that the proposed platform
managed to analyze logs with higher stability, avail-
ability and efficiency than standalone Hadoop-based
log analysis tools.
IV. Thesis idea
Cloud computing has been a focused area of research
in the last years and there is still a great research inter-
est in cloud computing. In our research we will study
the state of the art cloud technologies and we will deal
with open issues. As we continue our research we will
study current trends in cloud computing and we will
identify and try to propose solutions to problems.
V. Conclusion and future work
At the beginning of our research we dealt with the
effective use of main memory in cloud computing and
we studied how it can significantly improve its perfor-
mance. We will continue our research in different areas
of cloud computing with the goal of further improve
the cloud performance.
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Abstract
The paper describes a study based on diachronic exploration of Romanian texts in order to implement a technology
for detecting automatically the morpho-lexical from 1840 to nowadays. The chosen timings put in evidence the
language changes, describing, also, the phenomena related to the evolution of the Romanian language, especially, in
print press. We define a complex methodology for recovering of old Romanian texts in two different spaces: Romania
(until 1918, representing 3 countries, Moldova, Wallachia and Transylvania) and Republic of Moldavia, the last
being a territory lost of Romania after the historic events. The aim of this survey it to analyse the morphology and
lexical-semantics of Romanian language, based on important corpus starting with the middle of the 19th century
until today, in order to compare them, emphasizing the language differences and similarities. This work could be of
interest to lexicographers and computational linguistics specialists, who want to clarify the linguistic identity.
Keywords diachronic study, lexicon, morphosyntax, print press, WEKA.
I. Motivation
This research is anchored in diachrony (over the cen-
turies, Romanian language has crystallized some struc-
tures which continue to be preserved as we show later)
at the expense of synchrony, since today, despite lan-
guage innovations (Cos¸eriu, 1997) appeared, things
seems to be more stable (Ciompec, 1985). It is about
how can we investigate the linguistic deviations that
affect the multilingual Republic of Moldova in parallel
with the Romanian language, using natural language
processing (NLP) methodology for tracking diachronic
changes from the middle of the 19th century?
II. Related work
Up to the 16th century almost all scientific writing
in Europe was conducted in Latin. The construction
and annotation of historical corpora is challenging in
many ways (Lüdeling et al. 2005; Chiarcos et al., 2008;
Claridge, 2008; Rissanen, 2008; Kytö, 2011; Kytö and
Pahta, 2012, among many others).
In general, the creation of a parallel corpus of di-
achronic language is constituted by biblical texts, be-
cause the Bible is one of the earliest sizable coherent
texts documented for many languages (especially Eu-
ropean). The reason is obvious, the digital text is freely
available in an unparalleled variety of languages and
it has been repeatedly updated in different periods
of time (Resnik et al., 1999) becoming very useful for
comparative and diachronic studies. For instance, for
older Germanic languages (Sukhareva and Chiarcos,
2014).
The diachronically and synchronically comparative
studies of the Romance languages expose the presence
of many similarities, especially in diachronic studies
(Densuianu, 1902). Latin was the starting point, but
issues about substratum, superstratum and adstratum
which contributed to differentiate language were not
set aside.
Contributions assigned to this section are closely
related to the previous ones, as many of the ideas in
Romance linguistics are also found in diachronic or di-
atopic study of the Romanian language. Linguists are
known to call for language facts from the Romanesque
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in order to explain some form and vice versa. We
should mention contributions of Al. Rosetti (Rosetti,
1968; Rosetti et al., 1971), Iorgu Iordan (Iordan, 1975),
Al. Graur (Graur, 1968), Valeria Gut¸u-Romalo (Gut¸u
Romalo, 1972; 2005), Florica Dimitrescu (Dimitrescu,
1978, 1982), Marius Sala (Sala, 1998), Victor Iancu
(Iancu, 2000), Narcisa Fora˘scu (Fora˘scu, 2001), An-
gela Bidu-Vra˘nceanu (Bidu-Vra˘nceanu, 1986), Theodor
Hristea, (Hristea, 1984) followed by those of Adri-
ana Soichit¸oiu-Ichim (Stoichit¸oiu-Ichim, 2001), Rodica
Zafiu (Zafiu, 2001), Grigore Brâncus¸ (Brâncus¸, 2004) or
Adrian Chricu (Chircu, 2012).
Reading the studies published by our predecessors
helped us to better perceive the differences occurring
in the Romanian language, in the diachronicy and
diatopic. Taking over the way how to interpret the
language facts from them, our system is developed
based on morphological and syntactical analysis of the
words found in analyzed ancient texts as highlighted
by the methodology proposed in this paper.
The rich literature tells its own story regarding the
usefulness of technology and information services
(Carstensen et al., 2009; Jurafsky & Martin, 2009; Man-
ning & Schütze, 1999; Cole et al., 1998; Tufis¸ & Filip,
2002; Cristea & Butnariu, 2004; Trandaba˘
ct et al., 2012, Gîfu, 2015). The development and use of
software for natural language processing (NLP) high-
light the defining aspects of the text (morphological
and syntactic analysis, semantic analysis and, more
recently, pragmatic analysis).
The similarities between languages are interesting
for historical and comparative linguistics, as well as for
machine translation and language acquisition as well.
Scannell (2006) and Hajicˇ et al. (2000) argue for the pos-
sibility of obtaining a better quality in translation us-
ing simple methods for very closely related languages.
Koppel and Ordan (2011) studied the impact of the
distance between languages on the translation prod-
uct and conclude that it is directly correlated with the
ability to distinguish translations from a given source
language from non-translated text. It has been estab-
lished that some genetically related languages have a
high degree of similarity to each other, and its speak-
ers are able to communicate without prior instructions
(Gooskens, 2006; Gooskens et al., 2008).
The approach for the study of the evolution of Ro-
manian language is focusing only on the orthographic
similarity. The basis for this approach consists of the
idea that phonetic alterations have an orthographic
correspondent, thus an alphabetic character correspon-
dences (Delmestri and Cristianini, 2010).
Different approaches have been used in previous
case studies in order to assess the orthographic dis-
tance similarity between related words. Their accuracy
has been investigated and compared (Frunza et al.,
2005; Rama and Borin, 2014), but a clear conclusion
could not be drawn with respect to which method is
the most appropriate for a given task. Metrics will be
used to determine the orthographic similarity between
related words. For the moment, we have the syllabic
similarities of the Romanian language in different ge-
ographic areas and periods of time, starting by the
Ciobanu and Dinu works (Ciobanu and Dinu, 2014).
They used orthographic metrics like: the edit distance,
the longest common subsequence ratio, and the rank
distance.
III. Thesis idea
This survey describes the work methodology, starting
with two collections of publications (Romanian and
Moldavian), written at the middle of the 19th century,
in order to compare them, emphasizing the language
differences. In this sense, a modular structure is pre-
sented, including text processing, extracting quotes,
WEKA statistics, and language similarity computation.
As an illustration of the possible synergies between
diachronic textual resources and linguistic research,
a diachronic architecture is described using statisti-
cal machine learning techniques to infer probabilistic
context-sensitive rules for the automatic delimiting in
time and space of unknown words.
This amount of parallel data is of crucial interest to
philologists and comparative linguists. Out of this con-
text, it is also important for aligned journalistic corpora
with the most important Romanian language resources
as DEX-online and eDTLR, the last being developed
by the Romanian Academy and âA˘IJAlexandru Ioan
CuzaâA˘I˙ University of Ias¸i.
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IV. Authors and Affiliations
Formatting the authors’ names and their affiliation
depends on the number of authors and the number
of different affiliations. Both names and affiliations
spread over both columns.
V. Conclusion and future work
Language was not and is not static but the feature
that characterizes language is the dynamism, whether
it focuses on internal processes of word formation or
loanwords. We were able to successfully create a search
system for unknown words, acting especially on old
text fields, these facts representing a premiere for Ro-
manian language. For elaboration, symbolic method
was used, combining efficiently rules created manu-
ally and a carefully organized external collection of
files. It has been used two instruments of the Fac-
ulty of Computer UAIC, thus proving their usefulness:
morphological and syntactic Tagger (WebPosRo) and
Graphical Grammar Studio, and also improving ex-
isting findings. This resource can be useful in other
projects on the same topic, where you only need to
import.
By collecting all the information from an important
resource we generate a large corpus that can be easily
used in this application, but also this may be a way to
extend the variation of programs that will use it. In
this case, all this work of collecting content in order to
get a large database will influence the final output of
the main application.
Using the Naïve Bayse classifier available in WEKA,
we managed to implement a mechanism which can
find the words region and the period of time with 91%
of correctly classified instances.
In the future we want to apply a few metrics in or-
der to determine the orthographic similarity between
related texts from the same period of time, but differ-
ent areas. Moreover, we plan to extend this analysis
for other kind of texts (literature, for instance), and to
combine the orthographic approach with semantic evi-
dence for a wider perspective on Romanian language
similarity.
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Abstract
The main purpose of this thesis is to research in the relation between task-based programming models and resource
management systems in order to provide a smart autonomous load-balancing and fault-tolerant system. Thus,
taking advantage of MPI malleable applications and execution models such as SMPD and MPMD we will dig
in the principle of the dynamical reconfiguration. Apart from providing an overview of the thesis idea, this paper
explains our initial motivation and reviews briefly the most remarkable work done in this field.
Keywords Exascale, heterogeneous systems, dynamic reconfiguration, OmpSs, resource management
I. Introduction and motivation
It is consensually believed that Exascale performance
will only be achieved by adopting specialized hard-
ware, what inevitably will turn systems into heteroge-
neous facilities. Dealing with heterogeneous hardware
not only involves a tougher management of the cluster,
but also a rise in the complexity of the applications
which wanted to use all the resources available.
The vast majority of scientific applications have
been developed using the Message Passing Interface
(MPI) [7], in order to distribute the work among the
nodes of a cluster. Two execution flows can be followed
in this programming model:
• Single ProgramMultiple Data (SPMD) is the tra-
ditional and most extended approach. In this
mode, all the processes will execute the same code
working on different parts of the data.
• Multiple Program Multiple Data (MPMD). This
more recent mode does not restrict all processes to
execute the same code. Usually, MPI applications
are composed of several computational stages. If
these stages can be executed independently and
can be accelerated in specific hardware, we could
refer to that as an offloading of the code in a
device. This model fits better in heterogeneous
environments.
The vast majority of MPI applications are moldable;
they can be launched with different numbers of re-
sources, which remain constant during all the appli-
cation execution time. On the contrary, malleable ap-
plications can vary the amount of resources used in
their execution, what means that applications are able
to adapt themselves to changes in the environment.
Dynamic reconfiguration of MPI applications has
been an important issue for many years. Its importance
resides in the necessity of maximizing the utilization
rate of the resources in an HPC cluster. Furthermore,
it can reduce waiting times in queues by sizing jobs
to the available resources or distributing sets of nodes
among jobs. Hence, considerable effort made in the
field of reconfiguration has been focused on the ability
of malleability. This reconfiguration can be triggered by
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the application itself or by the Resource Management
System (RMS)—in the literature we can find defined
this last set as evolving applications.
Nevertheless, dynamic reconfiguration is still a hot
topic due to the blooming of new programming mod-
els which try to exploit heterogeneous HPC systems.
One of the most extended modes is OmpSs [8] (de-
veloped by The Barcelona Supercomputing Center)
which extends OpenMP with new directives to support
asynchronous parallelism and heterogeneity. OmpSs
enables asynchronous parallelism by using data de-
pendencies among the tasks of the program. Offload-
ing the MPI kernels dynamically using the OmpSs
programming model could foster the adoption of the
recenly emerged MPMD execution model [5] .
Moreover, the execution of these applications are
generally handled by a RMS conscious of the status
of all the hardware available in the facilities. If an
application decided to change its allocated resources
for different others, the RMS should be noticed in order
to grant the operation at a given time.
II. Related Work
On the one hand, we find many contributions in the
field of process malleability, having as a result excel-
lent reconfiguration techniques or tools. For instance,
authors in [3] explored the integration of malleability
extensions in the process checkpointing and migration
library (PCM) [4]. They take advantage of moldability
to make the applications malleable by finishing and
restarting them again. Also, there are contributions
that make easier the adoption of malleability in applica-
tions with mechanisms of dynamic load-balancing [10],
as well as reconfiguration techniques that are able to
redistribute the workload and change the number of
processes of a running application to obtain a certain
performance [6].
On the other hand, projects that go further than just
malleability techniques have been paving the road to
exascale performance. One of the most remarkable is
the DEEP Project [2]. DEEP is an innovative response
to the exascale challenge, where a new organization
is proposed: instead of providing the nodes with ac-
celerators, the devices are put aside in an acceleration
cluster, called “booster”. In this scheme, both sides are
interconnected by a high performance network. Appli-
cations offload their tasks to the “boosters” by using
the OmpSs programming model.
[5] presents an extension of OmpSs to support dy-
namic offload of tasks among MPI processes. This
provides flexibility, performance and scalability. How-
ever, the integration of that extension in a RMS is not
addressed.
[1] presents a study of how to interact with an
OmpSs job and the RMS that manages the facility. This
work addresses the following limitations:
• The resources have to be requested on submis-
sion time, and the request is invariable. Hence,
regardless of whether the application is using the
“booster” or not, the resources are allocated.
• Queue and resource management. DEEP does not
know the status of the nodes and its resources,
making scheduling virtually impossible.
The work is concluded with a series of scripts to com-
municate the job and the RMS in order to perform the
reconfiguration. However, an intelligent system with
capacity of decision is left for future work.
III. Thesis Idea
The main objective of this thesis is to provide a user-
friendly methodology to manage the resources as-
signed to a running job. Following partly the work in
[1] (see Section II), our idea is still based on the fact
that heterogeneous systems are paving the road to the
exascale era, and that taking advantage of a program-
ming model that supports asynchronous parallelism
is crucial. Hence, combining the OmpSs multi-task
(internally handled by threads) support with the ca-
pabilities of MPI to make the most of the distributed
programming, the two most common programming
models will be explored:
• SPMD: MPI + OmpSs (OpenMP). The user code
should be adapted to provide a malleable MPI
application (similar to application-based check-
point/restart). Here, the application actively asks
for a change of its assigned resources on response
to a resource change request from the RMS.
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• MPMD: MPI + OmpSs offload + OmpSs
(OpenMP). In this scenario, the offloaded stage
could be assigned with more or less resources
depending on the decisions automatically taken
by both the OmpSs runtime and the logic of the
resource manager. However, having a malleable
kernel like the one described in the previous point
could boost the benefits.
Technically speaking, the OmpSs application should
count with synchronization points where a re-
assignation of resources could be performed (whether
a variation in the quantity or only a replacement). The
synchronization points will be managed by a series
of directives. Thus, the OmpSs runtime will be the
responsible for moving data among tasks in different
machines.
In addition, another interesting study case is that
related to the states. Occasionally, servers save their
own states as a guarantee of recovery in the case of a
physical failure. This state could be loaded in another
server and the execution of its jobs could be resumed.
In this scenario the runtime of OmpSs should take
additional care and provide more information about
the states of its jobs in the different servers in order
to let the RMS decide an appropriate strategy to re-
schedule the jobs and the resources.
In order to take reallocation decisions, four situations
may happen:
1. An OmpSs job requests more resources: if the RMS
has available resources, the job will be provided
with them; otherwise, the request will be ignored
or postponed.
2. An OmpSs job finishes a computational stage giv-
ing as a result a release of part of the allocated
resources: the OmpSs runtime will notify the RMS
about which resources are made available.
3. The RMS decides to assign more resources to an
OmpSs job: at a given time, the RMS realizes
that there are unused resources. Hence, if a job
that previously had requested an expansion is still
running, Slurm will assign more resources to it.
4. The RMS notices a stress situation (the queue is
growing dramatically and the wait times have in-
creased sharply) or the priority of other jobs is
higher than that of the running job. If any run-
ning OmpSs job in the queue has been provided
with the capability of reducing its allocation, the
RMS could remove resources from the job. Of
course, the OmpSs runtime will be aware of the
location of the job data in order to redistribute it
appropriately.
On the side of the RMS, we have decided to make
use of Slurm [9]. Having an open source tool which
provides a complete API and has proven that can re-
assign resources during the execution of a job [1] will
increase the adoption of this project. Slurm is aware
of the status of all the hardware under its control and
ultimately the responsible for granting any reallocation
operation.
To summarize, the main contributions that we expect
from this work are:
• Integration of process malleability features in the
OmpSs programming model, with the following
actions:
– We will propose extensions to the current ap-
plication programming interface which will
be considered for the OpenMP programming
model.
– We will develop the required functionality
into the current OmpSs runtime and com-
piler.
– We will define two APIs to face the triggered
actions from both the RMS and the OmpSs
application:
∗ The first API will allocate/release re-
sources.
∗ While the second will check if there is
a need for changing the resources cur-
rently assigned. In this case, once the
RMS informs the application about a re-
source change, the application should
use the first API to reallocate new re-
sources.
• Novel dynamic reallocation scheduling policies
with the enough intelligence to perform smart
reallocation actions.
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• Extensive performance evaluations in order to
demonstrate the viability of using this new ap-
proach.
IV. Conclusion and Future Work
So far, the project is in an embryonic stage where we
are still pursing an MPI malleable application. The
application at issue will be used to measure the perfor-
mance among versions.
Apart from the immediate appealing of having
a process-malleable user-friendly environment, we
strongly believe that this work can be directly applied
on the resilience field, due to the capacity of adap-
tation to the environment that it presents. Exascale
performance will involve a massive number of nodes
working together. Such quantity of hardware increases
the likelihood of experiencing a malfunction. Working
at that scale a failure that entailed the re-execution
of a job would represent a large waste of money and
time. Having a system capable of reallocating effi-
ciently resources in execution time, would transpar-
ently be highly beneficial.
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Abstract
Understanding performance of large scale multicore systems is crucial for getting faster execution times
and optimize workload efficiency, but it is becoming harder due to the increased complexity of hardware
architectures. Cache sharing is a key component for performance in modern architectures, and it has been
the focus of performance analysis tools and techniques in recent years. At the same time, new programming
models have been introduced to aid the programmer dealing with the complexity of large scale systems,
simplifying the coding process and making applications more scalable regardless of resource sharing. Task-
based runtime systems are one example of this that became popular recently. In this work we develop models
to tackle performance analysis of shared resources in the task-based context, and for that we study cache
sharing both in temporal and spatial ways. In temporal cache sharing, the effect of data reused over time by
the tasks executed is modeled to predict different scenarios resulting in a tool called StatTask. In spatial
cache sharing, the effect of tasks fighting for the cache at a given point in time through their execution is
quantified and used to model their behavior on arbitrary cache sizes. Finally, we explain how these tools
set up a unique and solid platform to improve runtime systems schedulers, maximizing performance of
execution of large-scale task-based applications.
Keywords Task-based runtime systems, cache sharing, performance analysis, NESUS
I. Introduction
Maximizing applications performance on the multi-cores
era is hard due to sharing resources, such as the caches,
as it can have a negative or positive impact on the total
execution time. To deal with this, newest programming
models simplify the coding process of large scale parallel
applications. Task based programming is one example
of this, where the code is disaggregated in small units of
code (independent functions) called tasks, and a runtime
system determines their execution order and placement.
The task based approach is simpler to reason for the
programmer while it is also a good approach for perfor-
mance as it can adapt the scheduling to the effective
resource sharing. However, it is a very different dynamic
of execution, making harder to understand performance
of these systems due to the lack of models and tools.
In this paper we look at two key types of cache sharing
(both temporal and spatial, in a task based context. An
application might reuse data brought to the cache in
the past, meaning that the cache is being shared in
a temporal way. On the other hand, two applications
might contend for the cache at the same moment in
time, fighting to install and keep data in it, meaning
that the cache is being shared in a spatial notion.
To do so, we develop efficient modeling techniques to
predict performance with the goal of improving runtime
scheduling decisions based on task sensitivity to hard-
ware resource sharing, maximizing performance of large
scale parallel applications.
To achieve this we first developed StatTask, a fast
and efficient method to predict cache miss ratios for
any arbitrary schedule from information sampled from
a single execution. This method addresses temporal
cache sharing between tasks: how sensitive tasks are
to inter-task data reuse over time. An example can
be seen in Figure 1 for tasks A, B and C. Tasks A
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Figure 1: Temporal Locality in Task Based Systems.
and B share data, and B might reuse it from the cache
However, executing tasks C in between could evict this
shared data, causing data to be fetched from memory
and increasing the execution time.
Second, we developed a method for predicting per-
formance of co-running applications combining both
statistical cache models and performance models for
regular applications. Previous works did not take into
account parallelism in the memory hierarchy in com-
bination with statistical cache models, which is a key
factor for performance.
Later, we extended this method to address tasks spa-
tial resource sharing: how the memory hierarchy is
shared at a given moment in time during execution. An
example is display in Figure 2, where tasks A1 and B1
executing in parallel will bring data at the same time to
the caches with different ratios. Since they fight for the
cache, both tasks will end up with smaller cache por-
tions impacting on their performance. However, if tasks
would have been co-executed with tasks sharing data
(respectively A2 and B2) sharing could have reduced
their misses.
The method we present is able to predict quickly,
accurately and with low-overhead, how multiple tasks
running in parallel will compete for the caches.
Third, we explain how our models for temporal and
spatial cache sharing can be combined improve sched-
ulers of task-based runtime systems by giving them
feedback.
II. Related work
There are three categories of related work: existing
profiling tools that identify bottlenecks of task-based
applications, task-scheduling optimization techniques,
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Figure 2: Spatial Locality in Task Based Systems.
and finally techniques to analyze and understand data
locality properties of applications.
Many tools exist to profile scheduling and load-
balancing of tasks. Ding et. al. [8] presented a generic
and accessible tool for task monitoring, independent of
any program or library and able to acquire rich infor-
mation with very low overhead, targeting load balanc-
ing and scheduling problems unrelated to data reuse.
Lorenz et. al developed [16], a library for identifying
performance problems inherent to tasking with OpenMP
through direct instrumentation. Schmidl et. al. [17]
surveyed different techniques to analyze data delivered
by instrumentation of task-based programs in order
to integrate parallel performance modeling to the au-
tomation of load-balancing. Ghosh et. al. [14] have
proposed OpenMP extensions to support dependence-
based synchronization, Brinkmann et al. presented a
graphical debugging tool for task parallel programming
that works with most of the production frameworks.
Weng and Chapman [19] looked at the task graph for
OpenMP applications to optimize load balance.
In the second category, work has been done on improv-
ing scheduling strategies. The standard work-stealing
approach was carefully analyzed by Blumofe and Leis-
erson in [5] and [1]. Strategies accounting for the tasks
types were presented by Wimmer et. al. [20]. Adaptive
cut-off scheduling to take advantage of data locality
and reduce the runtime overhead were considered in [9].
Recently, important work on cache-aware task stealing
was carried out in [7] by Chen et. al. Qian Cao et. al.
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[6] proposed a hybrid scheduling policy for heteroge-
neous multicores using breadth-first over the available
task-pool.
None of these approaches for task-based profiling have
incorporated a general method for understanding the
data reuse implications of the tasks and schedules. In
this category, characterization of data reuse has been
done theoretically in [12] by Frigo. Practically, this can
be done through instrumentation based techniques as
presented by Aamer et. al. in [15] and Weidendorfer in
[18].
Statistical cache modeling, first introduced in [2], is
another widely used way to characterize data locality.
This work has been extended to other cache replacement
policies by Eklov in [11], and to support thread-based
or multicore shared caches in [4, 3, 10].
III. Thesis Idea
Our main contribution is the development models that
address the prediction of temporal and spatial cache
sharing for arbitrary cache sizes for task-based runtime
systems. These model preserve fundamental properties
to be used in conjuntion with runtime schedulers for bet-
ter scheduling: both models are fast and low-overhead,
portable (easy to implement across different runtimes)
and architectural-independent (working seamlessly with
different architectures).
III.1 Temporal resource sharing
For task-based programs, data is initially brought into
the cache by a task, and if it is reused, this reuse can
come from either the same task (private reuse) or by a
subsequent one (shared reuse). Other tasks that execute
between tasks with shared data also bring new data
into the cache that may evict the shared data, turning
reuses from the cache into a cache misses, and hurting
performance.
Thus, we classify memory accesses in three types,
depending on where they come in the memory hierarhcy:
First accessses to a particular memory location must be
brought from DRAM, for example cold cache misses, and
therefore we will call them DRAM Accesses. Second,
memory accesses to addresses previously lodaded by
another task, and which we will call shared reuses. This
reuses will be able to bring data from the cache if it
is large enough to hold the data sets of the sharing
tasks and the data is not evicted by other tasks before
the shared reuse. Finally, memory accesses to addresses
previously loaded by the same task, called private reuses.
This type of accesses will bring data from the cache if it
is large enough to hold the entire task’s data set while
it is executing. With this classification, we are able
to improve statistical cache models to support memory
access information per-task.
A key property of statistical cache models is that
are able to sample a memory access stream from an
application during execution, build a profile depending
on a distance notion that determines how close/far the
data reuses happened, and use statistical inference to
predict cache miss ratios for different cache sizes very
quickly. However, if these methods are used on task-
based applications, the profile would be built based on
information collected from the execution of a particular
schedule. Since changing the tasks’ schedule can affect
observed data reuses, predictions for cache misses given
by these models would be wrong.
StatTask extends existing statistical cache models col-
lecting extra information during the memory profiling
stage. Memory access samples are taken for a particular
task schedule and then classified on a task basis. Later,
multiple profiles are built for different schedules, adapt-
ing what would happen to the distances in the reuses
on each of those cases. With these new profiles, statis-
tical inference is used to get cache miss ratios for the
new schedules, predicting the correct scenarios. This en-
ables accurate prediction of cache behavior for arbitrary
schedules of tasks and cache sizes.
III.2 Spatial resource sharing
When analyzing cache behavior in multi-program work-
loads, previous statistical cache models did not treat
memory level parallelism, which now became crucial in
latest architectures. In modern multicore processors,
a last level cache miss might queue a new request in
the memory controller’s queue, which might be handled
in parallel with a previous miss. Thus two consecutive
misses are likely to overlap, hiding the latency for the
second miss compared to the case of treating them se-
quentially having a drastic improvement in performance.
The number of parallel misses treated on average
throughout execution can be measured and is often
known as memory level parallelism (MLP). Our sec-
ond contribution is a technique that combines statisti-
cal cache modeling with a modern performance model,
adding support for memory level parallelism, that is
able to predict a breakdown of performance (measured
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in CPI) of co-running applications.
To do so, applications memory accesses are sam-
pled with binary instrumentation, running on isolation.
Later, a statistical cache model called StatCC is used
to predict cache miss ratios of co-running application
for arbitrary cache sizes, assuming an initial perfor-
mance. Later, a realistic and advanced performance
model called Interval model [13] is used to calculate the
number of cycles spent on memory per-application when
co-running. The interval model is based on the abstrac-
tion that the execution time is driven by long-latency
events, such as long latency loads and branch misses.
However, the number of cycles calculated can change the
ratio in which each application miss in the cache. Thus,
StatCC is used iteratively, predicting new miss-ratios
and recomputing the number of cycles spent on memory
with the interval model as a fixed-point iterative solver.
This method needs to be adapted for the task-based
context. To do that, it is necessary to add the same sup-
port for identifying tasks as in Section III.2 generating
a per-task profile. In addition, the MLP modeling has
to be done on a per-task basis as well. Our method runs
on a pair profiles tasks sequences profiles and applies
the technique described above to estimate the CPI of
both sequences of co-running tasks.
IV. Conclusion and future work
Multicore architectures have the potential for high per-
formance on parallel applications, but they are hard to
optimize for due to the complexities of resource sharing.
In this work we have presented two contributions to
understand cache sharing in a task-based context based
on the analysis of memory access samples. First, we pre-
sented StatTask, an efficient statistical cache model that
predicts cache miss ratios for arbitrary task schedules,
addressing the temporal cache sharing problem. Second,
we introduced a new method that quickly predicts the
effect of simultaneous cache sharing on the tasks perfor-
mance, addressing the spatial cache sharing issue. Both
of our methods use the same low-overhead, sampled
input information, and can be easily combined to enable
performance modeling of arbitrary task schedules. With
these new capabilities we will be able to to develop more
intelligent task scheduling policies that take into account
the effects of temporal and spatial cache sharing, and
thereby enable task-based programs to automatically
adapt to the complexities of modern multicore resource
sharing.
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Abstract
Parallelism has become one of the most extended paradigms used to improve performance. Legacy source code needs
to be re-written so that it can take advantage of multi-core and many-core computing devices, such as GPGPU,
FPGA, DSP or specific accelerators. However, it forces software developers to adapt applications and coding
mechanisms in order to exploit the available computing devices. It is a time consuming and error prone task that
usually results in expensive and sub-optimal parallel software.
In this work, we describe a parallel programming model, a set of annotating techniques and a static scheduling
algorithm for parallel applications. Their purpose is to simplify the task of transforming sequential legacy code
into parallel code capable of making full use of several different computing devices with the objetive of increasing
performance, lowering energy consumption and increase the productivity of the developer.
Keywords Parallel computing, heterogeneous computing, programming models, kernel partitioning
I. Introduction
In recent years, traditional approaches to improving
CPU performance have reached a limit due to the limi-
tations of sequential programming models as well as
the physical constraints related to clock speed (such
as heat dissipation or power consuption). As a re-
sult, efforts have turned to developing heterogeneous
hardware architectures, combining several computing
devices other than CPUs (such as GPUs, FPGAs or
DSPs), programmed in a highly parallel fashion.
This approach, however, has limitations. Firstly, each
kind of device has a different architecture, and it is
usually necessary to follow a very specific program-
ming model. This makes it very difficult to write code
that makes full use of these heterogeneous architec-
tures. Secondly, a very intimate knowledge of both
architectures and programming models is necessary to
make an efficient use of these devices with regards to
high performance and low energy consupmtion.
The purpose of this work is to develop a unified
programming model that can be used in this kind of
heterogeneous parallel platforms in order to: (1) reduce
power consumption, (2) improve performance and (3)
increase productivity realizing designs.
The rest of the paper is organized as follows. In
section II, the related work is summarized. Section III
presents the proposed model. Finally, section IV shows
the results and conclusions drawn so far, and outlines
some future work.
II. Related work
In the literature we can find pragma-based frameworks
that allow executing code in multi-devices. Some
works take advantage of open standards in order to
execute legacy code block in GPUs. Some examples
are Wienke et al. [2], based on OpenACC, and Bertolli
et al. [3] who use the newest version of OpenMP 4.0.
From a semantic viewpoint, C++11 attributes pro-
vide some advantages over pragma-based frameworks
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[4]. They do not need support from the preprocessor,
they can be applied to every syntactic element in the
code, and they provide a portable way of annotating
code.
Automatic kernel selection techniques is an impor-
tant research field for automatic serial code paralleliza-
tion [5], including GPU source code transformation.
Multi-core as target devices is also considered for auto-
matic source code transformation. For example, poly-
hedral tools are used in order to create source code that
improves cache accesses with tiling optimizations [6].
However, all of these tools focus on one particular kind
of optimization , such as CPU-only, accelerators-only)
The Open Computing Language (OpenCL) [1] is a C-
based programming model, used for different comput-
ing devices (e.g. CPUs, GPGPUs, DSP, FPGA, accelera-
tors) that has become widely accepted and supported
by major vendors. OpenCL is based on parallel code re-
gions, called kernels, that can be executed on a device.
OpenCL allows the development of heterogeneous par-
allel applications that could use more than one com-
puting device, improving application efficiency. It’s
use with CPU for HPC systems has been studied in
recent years [9], concluding that the performance is
close to OpenMP and other library solutions.
III. Thesis project
As explained before, the goal of this work is to develop
a unified programming model targeting several pro-
gramming devices under a single annotation system
based on C++11 attributes. This model draws heav-
ily from OpenCL. The different sections of the code
susceptible to parallelization are refered to as kernels.
Also, the memory model is host-centric, and the CPU,
acting as said host, is in charge of orchestrating mem-
ory transfers to and from device memory space. Also,
a set of code annotation techniques are developed to al-
low the transformation and optimization of sequential
code into parallel heterogeneous code.
To this end, the following milestones have been set:
III.1 Hardware description tool
In order to split the parallel kernels between the dif-
ferent devices in an efficient manner in line with the
goals of performance and energy consumption, it is
necessary to know the capabilities and limitations of
the different devices that make up an heterogeneous
parallel platform. From now on, we will refer to an het-
erogeneous parallel platform as one made of multicore,
GPGPU,with CPU for HPC systems has been studied
in recent years [9], concluding that the performance is
close to OpenMP and library solutions FPGA, DSP or
combinations of all the previous.
The Heterogeneous Parallel Platform Description
Language (HPP-DL) is a specification of a descrip-
tion language that provides all the relevant details of
an heterogeneous parallel platform. It is designed
to be human readable, so that automated and non-
automated descriptions of platforms can be made.
JSON (JavaScrip Object Notation) format has been
adopted to represent the HPP-DL information.
HPP-DL allows to express the characteristics of a
hardware system via a hierarchical model. Its intended
use is making sure that platform-specific information is
made available to (1) expert programmers and (2) tools
such as auto-tuners, compilers or run-time systems.
The HPP-DL format is independent of the program-
ming model used. This means that it can be used as a
virtual platform for other offline simulations. HPP-DL
makes use of existing tools, mainly Hardware Lister
(lshw) and Hardware Locality (hwloc) tool.
With the HPP-DL, the hardware parallel platform
can be described in terms of:
• Components: each of the parts that make up the
whole HPP, such as processors, memory banks,
cache or different devices, and they are intercon-
nected in various ways. Different devices contain
different information.
• Links: this entity represents the relationships be-
tween two different components of the HPP. It de-
scribes a one-way connection in terms of through-
put and latency. An example of link is the PCIe
between the board and a GPGPU. It currently does
not cover connections between different comput-
ers.
• Resources: refer to IS-specific information about
resources used by/allocated to a component, such
as I/O ports, IRQs or address ranges. Their main
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use is to develop code for FPGA boards, where
low-level memory operations are necessary.
III.2 Software annotation mechanisms
This mechanisms are based on an ad-hoc set of C++11
attributes [10]. Their purpose is to include semantic
information about the kernels, so that the sequential
code may be automatically optimized and, ultimately,
transformed for a specific device.
These attributes can be used to define kernels in a
code base, their behaviour (e.g. rpr::map) and their
parameters (e.g. rpr::in). We refer to these parallel
regions as kernels. An attribute is attached to a syn-
tactic entity (e.g. a statement, loop, or definition), as
defined by the standard C++ grammar. In general, an
annotation precedes the syntactic element it is annotat-
ing to and does not require any preprocessing (a key
difference with pragma based solutions).
Listing 1: Block-based matrix multiplication with REPARA
attributes.
[[ rpr::kernel , rpr::map ,
rpr:: in (A, B , C,AN,BN,CN, b ) ,
rpr::out (C) ]]
for ( long i =0 ; i <mblocks ;++ i )
for ( long j =0 ; j <nblocks ;++ j )
for ( long k =0; k<pblocks ;++k ) {
double ∗Aik = &A[ b∗ ( i ∗AN + k ) ] ;
double ∗Bkj = &B [ b∗ ( k∗BN + j ) ] ;
double ∗C i j = &C[ b∗ ( i ∗CN+ j ) ] ;
MMul( b , Aik ,AN, Bkj ,BN, Ci j ,CN) ;
}
Listing 1 shows a basic map computations using our
attributes. The attribute rpr::kernel annotates the
subsequent single or compound statement expressing
the programmers intent of marking it as a kernel re-
gion. Kernel nesting is not considered in our model,
therefore when two or more kernels are nested, inner
annotations are ignored.
Additional attributes may be applied to a kernel
region to refine intentions and to provide additional
information. For example, rpr::map or rpr::farm
can be used to express the expected parallel pattern
transformation.
Additionally, the rpr::in and rpr::out attributes
are used to identify input and output parameters of
the kernel, respectively. Input/output sets do not need
to be disjoint, allowing a parameter to be both input
and output when needed.
A tool has been created to automatically detect ker-
nels and transform the sequential code to OpenCL
code [11]. We propose a workflow containing four
different stages:
Figure 1: Basic source-to-source transformation process.
Kernel detection. Applies a set of rules to find po-
tential kernels in a legacy C++ source code.
IR multi-version generation. This stage takes the
output from the previous stage and generates a set of
possible versions for each kernel.
Multi-version selection. For each set of versions, we
apply Multiple Attribute Decision Making (MADM)
techniques to filter the most promising versions.
OpenCL code generation. For each version pro-
vided in the previous stage, we generate the OpenCL
equivalent code that performs the configuration of the
kernel parameters, executes the kernel, and performs
the cleanup process. An example of code generation
from an independent for-loop to an equivalent kernel
is shown in Figure 1.
III.3 Static software partitioning and
scheduling techniques
After profiling both hardware and software, it is neces-
sary to schedule the kernels marked in an application
to be run into specific devices. Currently, a static, of-
fline scheduling algorithm has been implemented [8].
This algorithm is based on four key aspects: kernels,
input/output size, devices and transfer rates. Each
pair of kernel and input/output size takes a certain
time to run. Also related to the data size is the transfer
rate. Lastly, each device has its own strengths and
limitations, and as such their performance will vary
from kernel to kernel.
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With this, we represent the different possible sched-
ules as nodes in a tree, where the root node is an empty
schedule, and the leaf nodes are full schedules where
all kernels have been assigned to a device. With this,
we take the schedule that takes the least time. It is
possible to add feedback on energy consuption and,
by introducing weights for each measure, prepare the
model so that the user can configure it as needed.
IV. Conclusions and future work
In this work, we have developed a unified heteroge-
neous model that allows to describe heterogeneous par-
allel platforms composed of different computational
devices. It also allows to orchestrate different kernels
into said devices to be executed in parallel.
We also have developed several tools that autom-
atize the hardware description, code annotation and
scheduling optimization. The last two have been tested
in several existing benchmarks. In the first case, we
compared our automatic kernel detection against an
existing OpenMP version of the tested benchmarks.
We had a 95% success, with 3% of the misses being
false negatives due to manually introduced constraints.
As for the static scheduling algorithm, our predicted
schedules are usually in the top 5%.
We will expand the work done on the static schedul-
ing by introducing dynamic scheduling techniques.
In order to test this techniques, we will integrate our
work with a parallel programming framework, such as
FastFlow [7].
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Abstract
In a world where complexity is constantly increasing due to the technological advancement, large scale of data
available and increased interaction between various phenomena there was a need for a field of study to model and
understand such complex systems. One such field of research is called Complex Networks Analysis (CNA) or
Network Science. The heart of this research field leverages on Graph Theory and Computer Science. In this paper
we shall briefly present a common framework for knowledge management using CNA methods. The power of the
framework shall be proven by extracting knowledge from various heterogeneous domains like: Tourism, E-learning,
Freight Transportation , and Organisational Analysis.
Keywords Complex Networks, Knowledge Management, Graph Theory, Tourism, E-Learning, Organisational
Analysis
I. Introduction
Our current understanding of the surrounding world
shows us that nature is formed out of complex intercon-
necting systems. Networks created by these systems
support phenomena that are far from being determin-
istic trough traditional methods. Each element influ-
ences the network, while the network puts its mark
on every element. Now we can say with certainty that
the butterfly effect imagined by Edward Lorenz is truly
possible.
The complexity of real world networks comes from
the modelling and evaluation of overlapping and inter-
dependent phenomena, that are neither purely regular
nor purely random. Also complexity may come with
the sheer size of the network itself.
In order to understand complex interconnected sys-
tems a new field of research emerged – Network Science
(NS) or Complex Networks Analysis (CNA). The heart of
this new research field leverages on Graph Theory and
Computer Science. NS investigates non-trivial features
of graph problems that usually are not addressed by
lattice theory or random graphs.The understanding
of such non-trivial features is of high interest, as they
frequently occur in real world problems.
Our aim is to develop a common framework for
knowledge management using CNA methods. Thus
we can extract information from various heterogeneous
domains. The development of the frameworks implies
determining and adding scientific contributions to the
following research fields:
1. data acquisition
2. data preprocessing
3. data storage
4. complex network creation
5. methods of analysis
6. proof of concept in various domains
In order develop and test the common framework
we chose to try and resolve real world problems from
the following domains: Tourism, E-learning, Freight
Transportation , and Organisational Analysis. The
domains just enumerated are diverse and should give
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a sufficient generality to the framework to be called a
common framework.
The paper is structured as follows. The next sections
focuses on background information and related work.
The third section briefly describes the framework. The
last section presents the current status of our research
and future work.
II. Background and Related Work
Two important papers stand as the building blocks
of Complex Networks Analysis. Paul Erdös and Alfréd
Rényi wrote about random graphs in 1959 [1]. In 1973,
Mark Granovetter discovered the “strength of weak
ties” [2]. A graph usually consists of a number of
subgraphs, nodes inside these subgraphs are tightly
connected among them and loosely (weak ties) con-
nected with other subgraphs. One may think that those
weak ties are not relevant, but without their presence
the graph of subgraphs would not exist. CNA emerged
at the beginning of the 1990’s as a result of the progress
in applied computational sciences. But the most im-
portant factor was the access to data describing real
world networks. The emergence of the World Wide
Web, as well as the explosion of the interest in detailed
mapping across many sciences, especially in biology
and economics, opened a multitude of research paths.
Stanley Milgram [3] and Watts et al. [4] discov-
ered and defined the small world phenomenon. Other-
wise called six degrees of separation, this phenomenon is
found in many real world large networks, where con-
trary to the size of the network the average path length
between two nodes has a very low value (6 or less).
Barabasi et al. [5] showed that real world networks
have a scale free degree distribution, also called Pareto or
Zipf distribution. This means that very few nodes have
high Degree while the majority has almost the same
very low Degree. An explanation for the appearance
of the scale free distribution of degree is the preferential
attachment [6] of nodes, a node has a greater probabil-
ity to be linked with nodes that have high Degree than
with nodes with low Degree. Another phenomenon
that is of great interest for NS is Homophily, described
as the tendency of individuals (nodes in our case) to
associate and bond with similar others [7].
CNA can be used in many application domains. For
example, internet companies like Google and Facebook
are practically built on complex networks. In medicine,
the spread of diseases is now studied with the help of
CNA [8]. Security forces map the networks of acquain-
tances of wanted individuals, maps which could lead
to alternative ways to reach them. The famous Sad-
dam Hussein was captured using methods from NS [9].
Large oil companies use a branch of CNA known as
Organisational Network Analysis to enhance the flow of
information exchange within the companies [10]. CNA
was even used to determine the best tennis players
respective to different scenarios [11], e.g. best tennis
player on the grass surface.
III. Framework
The first aspect in the design of the framework should
be it’s universality. We are looking to develop the
framework such that in can be used and easily adapted
for diverse use cases no matter the domain of the prob-
lem. But we want also to put some restrictions in order
to ensure the quality of the results. Therefor some
of the guidelines shall be mandatory but the majority
are optional. The guidelines are extracted from our
experience in the already mentioned domains.
The main restriction in using the framework is mod-
elling the domain of interest into a graph. Although
this might seem a considerable restriction keep in mind
that it is very easy to abstract the real work into objects
and relations among the objects. By object we under-
stand phenomenon/ living thing /material object that
can be described as a sum of states at a certain point
in time.
The main feature of framework is the power to anal-
yse the resulted graph/graphs from various granular-
ity levels:
1. from the perspective of the entire graph/network
(a) evolution in time, with possibility to predict
further evolution.
(b) the level of resilience of the graph, with in-
dications on how to increase or reduce the
resilience.
(c) the ability of the graph to support informa-
tion/knowledge exchange between the ob-
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jects, with indications on how to improve
information/knowledge exchange.
(d) detection of graph particularities, with pos-
sibility of detecting similar graphs based on
those particularities.
(e) social phenomenon detection, e.g. small
world.
(f) knowledge extraction based on visualisation.
2. from the perspective of communities inside the
graph
(a) community detection using traditional arti-
ficial intelligence algorithms, complex net-
works algorithms or hybrid algorithms
(b) the ability of the graph to support informa-
tion/knowledge exchange between commu-
nities, with indications on how to improve
information/knowledge exchange.
3. from the objects’s perspective
(a) determining the objects with high central-
ity, with the option of developing/optimising
centrality measures for particular domains.
(b) identification of particular objects.
(c) hybrid object recommendation system based
on CNA metrics and other scientific methods,
e.g. natural language processing.
Before each particular use of the framework the user
needs to determine the objects and their defining states.
Objects can be represented strictly conforming to a
pattern, where the domain is well defined, or in a
schema-less mode, especially useful when the domain
of research is entirely regulated. E.g the tourism do-
main is not entirely regulated, a king size bed may
also be known as a sultan size bed due to cultural
differences. Relations need to be thoroughly defined.
Regarding data acquisition a multitude of tools can
be used or developed depending on the on the source,
e.g. web crawlers. But before a source of data is
selected it is mandatory to check for its quality, garbage
in garbage out. If the data is extracted from multiple
sources it is mandatory to understand and consider
similarities and dissimilarities between the sources in
the data acquisition process, e.g. multiple definitions
of the same thing need to be avoided. As much as
possible include also temporal data, thus evolutionary
analysis can be conducted.
Data prepossessing is not mandatory if the source
of data is clean, e.g. data from U.S. patent bureau,
otherwise we need to clean the data. The amount of
preprocessing is research but at least duplicate, unread-
able data and data that gives no added value should
be eliminated. Detecting outliers and eliminating them
could have a significant improvement in the end re-
sults. Natural language processing of texts can be
usefull in eliminating parts of speech or stop words
that represent no valuable data. Twitter tag expansion
can also be valuable, as it brings relevant keywords in
the analysis, e.g. from "#thebestcity" becomes "the best
city". By using RDF resources like DBpedia1 we can
enrich the knowledge base.
Data can be stored in many forms and in many sys-
tems. We recommend using a database system. The
choice depends on how much "joggle" with the data is
needed. For very ambitious "joggle" we recommend
NoSQL graph data bases, like Ne04j2, as jumping and
combining relations is very easy. If the objects that shall
be analysed are schema-less and the aggregation struc-
ture needs no change then NoSQL aggregate-oriented
databases are the best choice, e.g. MongoDB3. Other-
wise traditional SQL should be used.
The creation of the complex network/networks is
possibly the most important step as the way the objects
are put together has significant on knowledge extrac-
tion. A "mud-ball" graph consisting all objects and all
relations might give some information but usually that
is not true. Thus a series of trial and-error construction
of complex networks have to be attempted. A good
knowledge of the research domain is needed. Usually a
graph is created for each relations defined at the begin-
ning, an only after these are analysed multigraphs4 are
created and analysed. Based on the definitions of the
relations between objects the decision to create directed
graphs or undirected graphs is made. We recommend
1http://wiki.dbpedia.org/
2http://neo4j.com/
3https://www.mongodb.org/
4a multigraph is a graph which is permitted to have parallel
edges
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using both types, as the directed graphs can better pin
point objects with high centrality, while undirected
graphs reveal structural objects (those objects that keep
the graph together but don’t have high centrality). We
also recommend using weighted graphs as they are
more accurate in the abstraction of a research domain.
The methods of analysis are also research domain
dependent. A major part of our research focuses on
developing and optimising methods / techniques /
ontologies both at a general level for specific domains.
Among the algorithms used by us we mention: cen-
trality algorithms, graph topological detection algo-
rithms (e.g. clique detection), community detection
algorithms, textual complexity algorithms. Besides al-
gorithms we also use ontologies to define states and
complex networks types. We also employed statistical
methods calculating correlations.
IV. Current Status and Future Work
Regarding Freight Transportation we were able to de-
velop a system for freight brokering using ICNET nego-
tiation algorithm and based on an ontology developed
by us for an exhaustive list of freight types. Next we
plan to conceive a recommender system to recommend
transport companies based on their previous contracts
with freight owners.
Based on touristic reviews extracted from the Inter-
net site AmFostAcolo.ro we were able to analyse the
graph of information exchange and extract knowl-
edge on information exchange and network expan-
sion. Another recommeder system is in development
to suggests tourist locations based on community pref-
erences.
Based on messages exchange by students in an e-
learning environment we were able to tie the textual
complexity of students to their grades. In the future
we plan to conceive a grade prediction system based
on students textual complexity.
On the Organisational Analysis we’ve proven that
the SCRUM agile development method support better
information exchange and innovation than the classical
hierarchical scheme. Also we analysed the informa-
tion exchange in a small academic organisation and
we were able to identify bottlenecks and suggest im-
provements. For the future we plan to analyse other
agile development methods.
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Abstract
The evolution in scientific computing towards data-intensive applications and the increase of heterogeneity in
the computing resources, are exposing new challenges in the I/O layer requirements. We propose a generic I/O
architecture for data-intensive applications based on in-memory distributed caching. This solution leverages
the evolution of network capacities and the price drop in memory to improve I/O performance for I/O-bounded
applications adaptable to existing high-performance scenarios. We have showed the potential improvements of our
proposed solution applied on three scenarios: clusters, cloud, and mobile cloud computing environments.
Keywords Ultrascale systems, NESUS, generic I/O architecture, distributed I/O, data-intensive applications,
workflow, cloud computing, in-memory storage
I. Introduction
In the last decade, the scientific computing scenario is
greatly evolving in two main areas. First, the focus in
scientific computation is changing from CPU-intensive
jobs like large scale simulations or complex mathemat-
ical applications towards a data-intensive approach.
This new paradigm greatly affects the underlying ar-
chitecture requirements, slowly vanishing the classical
CPU bottleneck and exposing bottlenecks in current
I/O systems.
Second, the evolution in computing technologies
and science funding restrictions are changing the com-
puting resources available in the scientific community.
Cloud computing offers a virtually limit-less pool of
computing resources in a pay-per-use approach, but
most of the research institutions still have access to clus-
ters or supercomputing resources. This heterogeneity
in the nature of the available resources leads to new
demands in the flexibility of the I/O layer, requiring a
more generic approach.
Current trends in bandwidth and latency improve-
ments in high-speed networks in conjunction with the
RAM price drop and the near advent of non-volatile
memory, present a bright opportunity for improving
I/O performance through the use of in-memory I/O
solutions. The possibility of using spare memory in
compute nodes, and the performance offered by state-
of-the-art network technologies, can lead to distributed
in-memory solutions where the number of I/O nodes
deployed can be flexibly adjusted depending on the
performance required by each application, or even by
each different experiment. This flexibility in the num-
ber of I/O nodes can tackle the I/O bottleneck present
in current parallel file systems using fixed configura-
tions.
We propose a new generic I/O architecture for data
intensive applications based on in-memory distributed
cache targeting both the I/O bottlenecks and the het-
erogeneity of computing resources. The architecture
design is guided by four main objective: flexibility, scal-
ability, performance, and ease of deployment. In an
effort to demonstrate the flexibility and capabilities of
our solution, we present three different successful sce-
narios where our proposed solution has been applied:
a workflow engine running on a cluster infrastructure,
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a data mining framework running on a cloud infras-
tructure, and a mobile cloud computing scenario.
II. Thesis idea
The main goal of this thesis is to propose a novel
generic I/O architecture design for an in-memory stor-
age system based on distributed caching [2]. As shown
in Figure 1, the front-end of the architecture is a user-
level library and the back-end consists of Memcached
servers enhanced with persistence and other perfor-
mance tweaks. The memory distributed among the
server nodes is offered to the user as a unified storage
space that can be accessed through the use of easy-to-
use APIs: POSIX-like, MPI-IO, and put/get.
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Figure 1: Current version of our proposed generic I/O archi-
tecture, namely Hercules [3]
Internally, the I/O nodes behave as stateless servers
composing a distributed key-value store where data
and metadata are completely distributed. The unified
memory space is used as a virtual device. In every
key-value pair stored, the key acts as the block ID, and
the value represents the block contents. Thanks to this
approach, every block ID can be calculated instead
of being stored, simplifying the algorithms for data
placement and retrieval.
The architecture design targets four objectives: scal-
ability, flexibility, easy deployment, and performance.
Scalability is achieved by fully distributing data and
metadata among all the available I/O nodes, avoiding
any possible bottleneck derived from centralized ser-
vices. Data placement is fully calculated client-side by
a hashing algorithm, minimizing storage and commu-
nications for data retrieval.
Flexibility is tackled in both client and server sides.
On the front-end, the APIs offered to the user are
widely used in existing applications, facilitating the
use of existing applications with minimum changes.
The layered design simplifies the addition of new APIs
and persistence plugins. On the back-end, the servers
are completely state-less, permitting the deployment
of any number of I/O nodes depending on the charac-
teristics of the infrastructure, even on different levels
of the I/O hierarchy if necessary. The only information
needed by the clients are the IP addresses of the I/O
nodes. The servers, on the other end, do not need any
information about other servers running on the same
hierarchy level.
Ease of deployment is especially important in or-
der to design an architecture as generic as possible.
Both the user-level library and the I/O nodes can be
deployed on any Linux system in user mode, without
requiring any special privileges.
Performance-wise, our solution supports parallel
I/O accesses to enhance applications throughput. Each
I/O node available can be accessed independently, mul-
tiplying the maximum throughput peak performance.
Furthermore, the multi-threading implementation in-
creases the level of parallelism for serving requests.
Scalability, flexibility, and easy deployment work
together to adjust the system for the best possible per-
formance required by each situation. The user can
deploy as many I/O nodes as necessary depending on
the throughput requirements of each application, or
even for different runs of the same application.
III. Application scenarios
This work presents an I/O architecture design aiming
to be generic. In order to demonstrate the capabilities
of our I/O solution for adapting to different infrastruc-
tures, we present three different scenarios where our
proposed architecture has been successfully applied.
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III.1 Workflow engine over cluster infras-
tructure
The first scenario consists of deploying our in-memory
architecture as an I/O accelerator for the Swift/T work-
flow engine [3] in collaboration with Argonne National
Laboratory (USA), developer of the Swift/T workflow
engine and runtime.
This scenario is motivated by the I/O contention suf-
fered by classic parallel file systems available in HPC
infrastructures, in applications with a high number
of worker nodes accessing concurrently to the shared
file system. Classic parallel file systems are deployed
in a static configuration, thus number of I/O nodes
available for the applications can not be dynamically
configured. The aggregated bandwidth of the I/O
nodes is shared among all the workers accessing con-
currently, which is translated in high I/O contention
during peak I/O loads.
As shown in Figure 2 our solution (labeled as Her-
cules) is deployed as an alternative storage space for
temporary files in the workflow life-cycle. Most of
the files generated by each task of the workflow are
consumed by other task. Deploying one Hercules I/O
node sharing resources with each worker node, we
target two main objectives.
First, the number of I/O nodes scales with the num-
ber of worker nodes available. This is translated into
a better scalability in the maximum available band-
width available for I/O operations, especially when
compared with the default shared file system.
Second, the possibility of exposing and exploiting
data locality. Our storage space is allocated using spare
memory of the worker nodes. Offering information
about data placement to the scheduler can expose data
locality. Co-locating tasks and data in the same node,
data locality can be exploited. Additionally, the data
placement policy is also optimized for data locality
purposes. Another advantage offered by this approach
is the isolation from the shared file system noise ob-
tained through the deployment of I/O nodes dedicated
to one specific application.
Evaluated against GPFS, our solution scales better
when the number of available worker nodes is in-
creased. In the most extreme cases, our proposed
solution was able of converting an I/O bounded prob-
input_files
docking match merge
final_file
SFS / HERCULES
Figure 2: Example of workflow. Temporary files can be stored
in the default shared file system or in Hercules for improving
maximum throughput and data locality [3]
lem (where the total execution time increased when
scaling the worker nodes as a result of I/O contention)
into a CPU-bounded application (where the execution
time always decreased while increasing the number of
worker nodes available).
III.2 Data mining framework over cloud
infrastructure
The objective targeted by this second scenario is shared
with the previous one, aiming to accelerate the I/O
accesses over temporary files in a data mining work-
flow through the use of in-memory storage. The main
difference is the infrastructure where the workers are
deployed, using cloud resources instead of a cluster.
The idea behind this scenario is a collaboration with the
DIMES group at University of Calabria (Italy), develop-
ers of the Data Mining Cloud Framework (DMCF) [5].
This collaboration shows the potential performance
of our proposed solution deployed over the Microsoft
Azure infrastructure and evaluated against the Azure
Storage, the default storage provided by Microsoft. The
collaboration has followed with the full integration of
DMCF and Hercules, and it is still active for exposing
and exploiting data locality.
In order to show the flexibility of our solution, ad-
ditionally, it has been deployed over another cloud
provider, Amazon AWS in this case. Hercules was
deployed on Amazon EC2 instances and evaluated
against S3 using S3FS and I/O performance was evalu-
ated through specifically designed micro-benchmarks,
with successful results [4].
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III.3 Mobile cloud computing scenario
In 2013 we developed CoSMiC, a version of our pro-
posed architecture especially adapted for the emerging
Mobile Cloud Computing field. Leveraging the ease
of deployment and flexibility of our architecture, the
objective of this work was improving the storage capa-
bilities of mobile devices, especially on public places
and limited connectivity scenarios.
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Figure 3: Application of our generic architecture into a
Mobile Cloud Computing scenario, based on the cloudlet
concept [1]
As shown in Figure 3 our solution presents an alter-
native data path for mobile device users based on the
cloudlet concept. The advantage of this approach is a
result of the proximity of the storage in contrast with
the classic cloud approach. Due to this proximity, mo-
bile device storage is expanded, latency is significantly
reduced, and energy-efficiency is improved through
the use of Wi-Fi instead of 3G/HSDPA/4G. MNOs are
also benefited, relieving the pressure in their WAN
infrastructures by caching popular contents in public
places, especially on highly crowded scenarios, leading
to a win-win situation for every participant.
IV. Conclusions and future work
This Thesis presents a new generic I/O architecture
for data intensive applications based on in-memory
distributed cache. Our solution tackles the I/O sys-
tem bottlenecks exposed by new trends of scientific
computing while tends to be generic in order to be us-
able in legacy HPC infrastructures and other resources
gaining popularity such as public clouds.
The flexibility and performance capabilities of our
proposed solution are presented as four heterogeneous
scenarios where our solution has been successfully
applied, supported by publications on prestigious in-
ternational journals, conferences, and workshops.
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Abstract
Biometrics is a challenging field which uses physiological and behavioral characteristics of persons in order to
establish their identities. Biometrics research requires the fusion of several other fields, fields that are in a continuous
development. Among these fields we find image processing, pattern recognition and machine learning. There are
many research oportunities in this field, some of the most recent ones being cross-sensor comparisons, liveness
detection (in iris recognition), behavioral biometrics and mobile biometrics. My PhD thesis will contribute by
applying Machine Learning methods at least for some of the enumerated research oportunities.
Keywords Biometrics, Pattern Recognition, Image Processing, Machine Learning
I. Introduction
Biometrics is a field with continuously increasing ar-
eas of application, such as financial services, mobile
device access or border control. Shortly, biometrics
is represented by automated methods of identifying
persons, based on their physiological and behavioral
traits. Some of the physiological traits are iris, face,
fingerprint, and vein. Examples of behavioral traits
are signature, gait and keystroke dinamics. In the past
years there have been made many advancements in
this field, especially when it comes to biometrics in
controlled environment, where factors such as lighting
are held under control. Lately, the researchers atten-
tion started to switch to unrestricted environments,
where there is no human agent present to supervise
the proper usage of biometric systems.
II. Related Work
In my opinion, the most impressive research results
have been reported in the past two years. For instance,
in 2014 Yaniv Taigman et. al. published a paper [3]
on face recognition in which they presented a method
of verifying identities with an accuracy up to 97.35%,
really close to the human performance, which is 97.5%.
As far as I know, these are the best results published
in biometrics scientific literature on face recognition,
up to the moment. Other important results have been
presented by Marios Savvides, from Carnegie Mel-
lon University′s CyLab Biometrics Center. Savvides
and his colleagues have developed an iris recognition
system [2] that is able to establish the identity of indi-
viduals from approximately 12 meters. The biometric
system is designed especially for police cars, helping to
establish the identity of the car drivers that are pulled
over, by acquiring images of their eyes from the side-
view mirrors.
Getting closer to the area of my recent work, in [1]
the authors proposed an iris segmentation algorithm
for CASIA-Iris V4 Lamp database, algorithm that ac-
quires a 95.63% accuracy in detecting the pupillary
boundary and a 90.52 overall segmentation accuracy
(i.e. determining both the pupillary and limbus bound-
aries).
III. Thesis Idea
The need to correctly establish the identity of individ-
uals is constatly increasing nowadays, mainly due to
technological progress. This is why biometrics is a still
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flourishing domain, enjoying the attention of many
researchers. The following directions are some of the
ones that captured my attention as well:
- Developing new image segmentation procedures;
- Signal processing;
- Machine Learning algorithms;
- Solving problems that characterize the biometric sys-
tems which have an increasing number of users.
When the number of users is increased, the chance
of occurring false accept or false reject cases is
high.
- Also, one of the interests in biometrics research is
evaluating and analyzing the weaknesses of bio-
metric systems. In other words, it is important to
correctly identify any forgery attempts.
My work is primarily focused on applying Machine
Learning methods in biometrics. For instance, one of
my previous work consisted in applying a modified
unsupervised neural network, ART 1 (Adaptive Reso-
nance Theory of type 1), in iris recognition. The neural
network is modified in order to classify input patterns
(iris codes) given in a random order. This new char-
acteristic of the network allows an easy identification
of any person who attempts to pass a biometric verifi-
cation by using a fake identity. False Acceptance Rate
and False Rejection Rate, two performance indicators
in biometrics, have obtained null values in all of the
tests performed with the modified version of ART.
IV. Conclusions and Future Work
My research was focused so far on iris recognition,
wehther it was about testing concepts such as biomet-
ric menagerie, testing several neural networks, such
as PNN (Probabilistic Neural Network) or ART 1, or
performing cross-sensor comparison. During the re-
maining time of my PhD studies I intend to extend
my research to other biometric traits as well, but, for
the moment, I work on developing a segmentation
algorithm for iris images, algorithm that will allow
me to approach other current research topics in iris
recognition, such as liveness detection.
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Abstract
We present the work in progress for the PhD thesis titled “Enhancing the programmability and energy efficiency of
storage in HPC and cloud environments”. In this thesis, we focus on studying and optimizing data movement
across different layers of the operating system’s I/O stack. We study the power consumption during I/O-intensive
workloads using sophisticated software and hardware instrumentation, collecting time series data from internal ATX
power lines that feed every system component, and several run-time operating system metrics. Data exploration
and data analysis reveal for each I/O access pattern various power and performance regimes. These regimes show
how power is used by the system as data moved through the I/O stack. We use this knowledge to build I/O power
models that are able to predict power consumption for different I/O workloads, and optimize the CPU device driver
that manage performance states to obtain great power savings (over 30%). Finally, we develop new mechanisms and
abstractions that allow co-located virtual machines to share data with each other more efficiently. Our virtualized
data sharing solution reduces data movement among virtual domains, leading to energy savings I/O performance
improvements.
Keywords NESUS, PhD Symposium, Energy Efficiency, I/O, Storage, Data movement, HPC, Cloud
I. Introduction
Modern scientific discoveries have been driven by an
insatiable demand for high performance computing.
However, as we progress on the road to Exascale sys-
tems, energy consumption becomes a primary obstacle
in the design and maintenance of HPC facilities. A
simple extrapolation shows that an Exascale platform
based on the most energy efficient hardware currently
available in the Green500 would consume 120 MW.
However, the desirable goal has been set by the DOE to
20 MW [2]Actually, hardware vendors are already try-
ing to provide more energy-efficient parts and software
developers are gradually increasing power-awareness
in the current software stack, from applications to op-
erating systems.
Data movement has been identified as an extremely
important challenge among many others on the way
towards the Exascale computing [2]. As the power cost
of computation decreases, the cost of data movement
increasingly becomes a more relevant issue [1]. The
low performance of the I/O operations continues to
present a formidable obstacle to reaching Exascale com-
puting in the future large-scale systems especially in
I/O-intensive scientific domains and simulations. This
issue triggers a special interest in optimizing storage
systems in data centers, and motivates the need for
more research to improve the energy efficiency of stor-
age technologies. Therefore, a first step to develop I/O
optimizations is to further understand how energy is
consumed in the complete I/O stack.
We focus on gaining a clear understanding of how
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power is used during I/O operations across the soft-
ware stack, and using this knowledge to provide solu-
tions that optimize energy utilization and I/O perfor-
mance.
II. Thesis overview
The purpose of this section is to present an overview
that provides an holistic description of the work in-
troduced in this thesis. The contributions constitute
work that studies and optimizes data movement across
different levels of the operating system’s I/O stack.
More precisely, we propose contributions to the under-
standing and optimization of I/O power consumption
that span from virtualized environments, through the
operating system’s I/O stack, and including low-level
CPU device drivers, as depicted in Figure 1. Our con-
tributions show that through the understanding of the
different operating system layers and their interaction,
it is possible to achieve coordinations that optimize the
energy consumption and increase performance of I/O
workloads.
Data sharing
I/O stack
CPU
Virtualized Domain
Host Domain
HW Device drivers
Figure 1: The contributions of this thesis span multiple
levels of the software I/O stack.
The thesis starts with the goal of better understand-
ing how power is used in the operating system’s I/O
stack. We perform a detailed study of power and en-
ergy usage across all across all system components dur-
ing various I/O-intensive workloads [5]. To achieve an
exhaustive examination, our work combines software
and hardware-based instrumentation in order to study
I/O data movement through exploratory data analysis.
This data-driven process reveals detailed knowledge
about how the system shifts between different power
and performance regimes (depicted for a sequential
file write in Figure 2), and which layers and algorithms
of the I/O stack are responsible. As a result of our
analysis and characterization, we provide I/O power
models that are able to predict power consumption of
I/O workloads that perform various access patterns.
Figure 3 shows three workloads that do different com-
binations of random read/write, sequential read/write,
strided reads combined re-reads (resulting in various
page cache hit ratios). Our models are able to predict
energy consumption with a normalized standard error
under 5%.
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Figure 2: Power regimes during a sequential write of a
4GiB file. Colors correspond to different regimes. Regimes
correlate with speeds at which data is moved through the I/O
stack, either put into the page cache or written to disk.
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Figure 3: Comparison of measured energy with model pre-
dicted values for three workloads that mix reads and writes
using different I/O patterns.
Our work continues into the hypervisor-based vir-
tualization layer. We focus on optimizing data shar-
ing between co-hosted virtual machines. In our work
we refer to this as intra-domain data sharing, which
mainly differs from existing solutions in the way the
data moves across the software I/O stack. We de-
velop virtualized data sharing (VIDAS) in order to
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reduce data movement across virtual environments
[6, 4]. VIDAS proposes new abstractions and mecha-
nisms to more efficiently coordinate storage I/O across
virtual domains, reduce data movement by creating
intra-domain shared access spaces, relax POSIX consis-
tency to allow flexible data write and update policies,
and expose data locality. We argue that these abstrac-
tions and mechanisms can be used to build an efficient
para-virtualized file system, and demonstrate reduced
energy consumption and increased performance for
various collective I/O access patterns. Figure 4 depicts
the results for collectively writing and reading data
to/from a 512MB object/file. The domains are access-
ing non-overlappingly interleaved strided vectors of
2MB blocks. Our solution uses a shared buffer space
between domains/virtual machines, which reduces
data movement. On the other hand, ROMIO collective
operations copy the data into collective buffers before
sending them to disks, which makes performance drop
dramatically when increasing the number of virtual
machines.
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Figure 4: Comparison of VIDAS collective I/O and ROMIO
collective I/O
Finally, we focus on the CPU, motivated by the fact
that it is one of the most power-hungry components in
a system. We examine the behavior of the CPU under
I/O intensive workloads, and make two observations.
First, we learn that in spite of being the most power-
proportional component, the CPU does not shift perfor-
mance states based on the I/O power and performance
regimes revealed during our analysis of the operating
system’s I/O stack. Second, we note that there is a
thermal imbalance that causes the CPU behave like a
heterogeneous system. We develop kernel modules
that use internal CPU mechanisms for thermal sens-
ing and performance state selection, and demonstrate
that we are able decrease energy consumption for I/O
workloads for each of these two cases. Motivated by
our first observation, we develop I/O-aware perfor-
mance state selection. We are able to detecting I/O
regimes and shift power states accordingly in order
to lower CPU power usage without reducing perfor-
mance. By adaptively setting performance states based
on I/O performance regimes, we are able to reduce
CPU energy consumption during write I/O by an av-
erage of 33%. Figure 5 depicts the difference between
our solution and the Linux default CPU p-state driver
in average CPU consumption, temperature (3.5◦C im-
provement), and runtime (9% improvement).
Our second observation motivates us to develop ther-
mal and I/O-aware thread placement, where computa-
tionally intensive and I/O intensive workload threads
are placed in a thermal-aware fashion to optimize CPU
power consumption. We are able to obtain up to 2.9%
less energy consumption just by placing computation
threads on the coldest CPU cores.
In conclusion, work shows that data movement
within the host can be optimized to obtain perfor-
mance and power consumption improvements. We
not only analyze I/O power consumption in detail,
but also demonstrate that data movement and I/O
optimizations can be achieved on multiple layers of
the system, spanning from the CPU device drivers, to
virtual environments.
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III. Related work
Our work is related to large body of research, but this
Section will only highlight a few works. VIDAS builds
upon and extends the paravirtualization concepts in-
troduced first introduced Xen [8] to improve I/O per-
formance in virtualized environments. Manousakis
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Figure 5: I/O-regime aware p-state selection driver consumes 33% less energy (left) than Intel’s driver during write operations,
takes 10% less time (middle), and decreases average CPU core temperature by 3.5◦ (right).
et al. [7] present a feedback-driven controller that
improves DVFS for I/O intensive applications. They
detect I/O phases and periodically switch the CPU
frequency to all possible states, selecting the optimum
setting power/performance ratio based on power read-
ings from an internal power meter. Our solution does
not rely on instrumented power readers, and detects
power/performance regimes within I/O phases to shift
p-states automatically. Our power meter instrument
is based on the work provided in Powerpack [3]. Our
CPU optimizations are also related to the work by [9],
that addresses thermal variation and does thermal and
workload-aware application placement.
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